| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 265 FMINV_PRED, enumerator
|
| H A D | AArch64SVEInstrInfo.td | 153 def AArch64fminv_p : SDNode<"AArch64ISD::FMINV_PRED", SDT_AArch64Reduce>;
|
| H A D | AArch64ISelLowering.cpp | 1489 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
12026 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 265 FMINV_PRED, enumerator
|
| H A D | AArch64SVEInstrInfo.td | 153 def AArch64fminv_p : SDNode<"AArch64ISD::FMINV_PRED", SDT_AArch64Reduce>;
|
| H A D | AArch64ISelLowering.cpp | 1492 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
12058 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 301 FMINV_PRED, enumerator
|
| H A D | AArch64SVEInstrInfo.td | 153 def AArch64fminv_p : SDNode<"AArch64ISD::FMINV_PRED", SDT_AArch64Reduce>;
|
| /dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 303 FMINV_PRED, enumerator
|
| H A D | AArch64SVEInstrInfo.td | 153 def AArch64fminv_p : SDNode<"AArch64ISD::FMINV_PRED", SDT_AArch64Reduce>;
|
| /dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 303 FMINV_PRED, enumerator
|
| H A D | AArch64SVEInstrInfo.td | 153 def AArch64fminv_p : SDNode<"AArch64ISD::FMINV_PRED", SDT_AArch64Reduce>;
|
| /dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 316 FMINV_PRED, enumerator
|
| H A D | AArch64ISelLowering.cpp | 2045 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
14527 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
16522 case AArch64ISD::FMINV_PRED: in isLanes1toNKnownZero()
|
| H A D | AArch64SVEInstrInfo.td | 153 def AArch64fminv_p : SDNode<"AArch64ISD::FMINV_PRED", SDT_AArch64Reduce>;
|
| /dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 316 FMINV_PRED, enumerator
|
| H A D | AArch64ISelLowering.cpp | 2045 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
14527 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
16522 case AArch64ISD::FMINV_PRED: in isLanes1toNKnownZero()
|
| /dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 316 FMINV_PRED, enumerator
|
| H A D | AArch64ISelLowering.cpp | 2045 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
14527 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
16522 case AArch64ISD::FMINV_PRED: in isLanes1toNKnownZero()
|
| /dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 316 FMINV_PRED, enumerator
|
| H A D | AArch64ISelLowering.cpp | 2045 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
14527 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
16522 case AArch64ISD::FMINV_PRED: in isLanes1toNKnownZero()
|
| /dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 316 FMINV_PRED, enumerator
|
| H A D | AArch64ISelLowering.cpp | 2045 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
14527 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
16522 case AArch64ISD::FMINV_PRED: in isLanes1toNKnownZero()
|
| /dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 316 FMINV_PRED, enumerator
|
| H A D | AArch64ISelLowering.cpp | 2072 MAKE_CASE(AArch64ISD::FMINV_PRED) in getTargetNodeName()
14828 return combineSVEReductionFP(N, AArch64ISD::FMINV_PRED, DAG); in performIntrinsicCombine()
16822 case AArch64ISD::FMINV_PRED: in isLanes1toNKnownZero()
|