Home
last modified time | relevance | path

Searched refs:FSL_CHASSIS3_SRDS3_PRTCL_MASK (Results 1 – 25 of 124) sorted by relevance

12345

/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-pine64/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-pine64-lts/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_serdes.c111 cfg &= FSL_CHASSIS3_SRDS3_PRTCL_MASK; in serdes_get_first_lane()
263 .mask = FSL_CHASSIS3_SRDS3_PRTCL_MASK,
602 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in fsl_serdes_init()
660 FSL_CHASSIS3_SRDS3_PRTCL_MASK, in serdes_misc_init()

12345