Home
last modified time | relevance | path

Searched refs:GENOS_ALIGN_CEIL (Results 1 – 9 of 9) sorted by relevance

/dports/multimedia/cmrt/cmrt-1.0.6/src/
H A Dhw_interface.c459 GENOS_ALIGN_CEIL(pSurface->dwHeight, wHeightAlignUnit); in IntelGen_HwAdjustBoundary()
460 *pdwSurfaceWidth = GENOS_ALIGN_CEIL(pSurface->dwWidth, wWidthAlignUnit); in IntelGen_HwAdjustBoundary()
681 dwSizeGSH = GENOS_ALIGN_CEIL(dwSizeGSH + dwSizeMedia, 128); in IntelGen_HwAllocateGSH()
687 GENOS_ALIGN_CEIL(dwSizeGSH + pSettings->iKernelHeapSize, 64); in IntelGen_HwAllocateGSH()
690 dwSizeGSH = GENOS_ALIGN_CEIL(dwSizeGSH, 1024); in IntelGen_HwAllocateGSH()
693 GENOS_ALIGN_CEIL in IntelGen_HwAllocateGSH()
704 dwSizeGSH = GENOS_ALIGN_CEIL(dwSizeGSH, 16); in IntelGen_HwAllocateGSH()
H A Dhw_interface_g75.c922 GENOS_ALIGN_CEIL(iSize, GENHW_CURBE_BLOCK_ALIGN_G7); in IntelGen_HwLoadCurbeData_g75()
1001 GENOS_ALIGN_CEIL(pGpGpuWalkerParams->SLMSize, 4) >> 2; in IntelGen_HwSetupInterfaceDescriptor_g75()
1478 GENOS_ALIGN_CEIL(pHwInterface->GshSettings. in IntelGen_HwSendVfeState_g75()
1572 GENOS_ALIGN_CEIL(pSurface->dwHeight, wHeightAlignUnit); in IntelGen_HwIs2PlaneNV12Needed_g75()
1573 dwSurfaceWidth = GENOS_ALIGN_CEIL(pSurface->dwWidth, wWidthAlignUnit); in IntelGen_HwIs2PlaneNV12Needed_g75()
H A Dos_defs.h149 #define GENOS_ALIGN_CEIL(_a, _alignment) (((_a) + (_alignment-1)) & (~(_alignment-1))) macro
H A Dhw_interface_base.c98 GENOS_ALIGN_CEIL(pHwInterface->SshSettings.iSurfacesPerBT * in IntelGen_HwAllocateSshBuffer()
113 GENOS_ALIGN_CEIL(pSSH->dwSshIntanceSize, 0x00001000); in IntelGen_HwAllocateSshBuffer()
758 GENOS_ALIGN_CEIL(pHwInterface->pGeneralStateHeap->dwGSHSize, in IntelGen_HwSendStateBaseAddr_g8()
H A Dhw_interface_g8.c574 GENOS_ALIGN_CEIL(iSize, GENHW_CURBE_BLOCK_ALIGN_G8); in IntelGen_HwLoadCurbeData_g8()
641 GENOS_ALIGN_CEIL(pHwInterface->GshSettings. in IntelGen_HwSendVfeState_g8()
783 GENOS_ALIGN_CEIL(pGpGpuWalkerParams->SLMSize, 4) >> 2; in IntelGen_HwSetupInterfaceDescriptor_g8()
H A Dhal_cm.cpp1321 tmpSize = GENOS_ALIGN_CEIL(tmpSize, 64); in CmAddCurrentKerenelToFreeSlot()
1341 GENOS_ALIGN_CEIL(pKernel->iSize, 64); in CmAddCurrentKerenelToFreeSlot()
3832 GENOS_ALIGN_CEIL(pKernelParam->iKrnCurbeSize, in HalCm_SetupStatesForKernelInitial()
3966 GENOS_ALIGN_CEIL(pKernelParam->iKrnCurbeSize, in HalCm_SetupStatesForKernelInitial()
3978 GENOS_ALIGN_CEIL(pKernelParam->iKrnCurbeSize, in HalCm_SetupStatesForKernelInitial()
4078 GENOS_ALIGN_CEIL(pKernelParam-> in HalCm_FinishStatesForKernel()
4839 GENOS_ALIGN_CEIL(pTaskParam->surfacePerBT * in HalCm_ExecuteTask()
4897 GENOS_ALIGN_CEIL(pKernelParam->iKrnCurbeSize, in HalCm_ExecuteTask()
5011 GENOS_ALIGN_CEIL(pTaskParam->surfacePerBT * in HalCm_ExecuteGroupTask()
5057 GENOS_ALIGN_CEIL(pKernelParam->iKrnCurbeSize, in HalCm_ExecuteGroupTask()
[all …]
H A Dcm_kernel.cpp2423 GENOS_ALIGN_CEIL(KrnCurbeSize, in CreateKernelDataInternal()
2459 GENOS_ALIGN_CEIL(KrnCurbeSize, in CreateKernelDataInternal()
2467 GENOS_ALIGN_CEIL(KrnCurbeSize, in CreateKernelDataInternal()
2473 GENOS_ALIGN_CEIL(KrnCurbeSize, in CreateKernelDataInternal()
2688 hasThreadArg ? GENOS_ALIGN_CEIL(dwUpRange - dwBottomRange, 4) : 0; in CreateKernelDataInternal()
2689 pHalKernelParam->iKrnCurbeSize = GENOS_ALIGN_CEIL(KrnCurbeSize, 32); in CreateKernelDataInternal()
3677 CurbeAlignedSize = GENOS_ALIGN_CEIL(value, CurbeBlockAlignment); in GetAlignedCurbeSize()
H A Dcm_surface_2d.cpp513 m_Pitch = GENOS_ALIGN_CEIL(width * m_Pitch / m_Width, 2); in SetSurfaceProperties()
H A Dos_interface.c61 dwCmdSizeDwAligned = GENOS_ALIGN_CEIL(dwCmdSize, sizeof(DWORD)); in IntelGen_OsAddCommand()