Home
last modified time | relevance | path

Searched refs:GFX_LT (Results 1 – 20 of 20) sorted by relevance

/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/lang/clover/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/libosmesa/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-libs/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))
/dports/graphics/mesa-dri/mesa-21.3.6/src/intel/compiler/
H A Dbrw_eu.cpp596 { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
598 { BRW_OPCODE_SEL, 2, "sel", 2, 1, GFX_LT(GFX12) },
602 { BRW_OPCODE_NOT, 4, "not", 1, 1, GFX_LT(GFX12) },
604 { BRW_OPCODE_AND, 5, "and", 2, 1, GFX_LT(GFX12) },
606 { BRW_OPCODE_OR, 6, "or", 2, 1, GFX_LT(GFX12) },
608 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GFX_LT(GFX12) },
610 { BRW_OPCODE_SHR, 8, "shr", 2, 1, GFX_LT(GFX12) },
612 { BRW_OPCODE_SHL, 9, "shl", 2, 1, GFX_LT(GFX12) },
617 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GFX_LT(GFX12) },
623 { BRW_OPCODE_CMP, 16, "cmp", 2, 1, GFX_LT(GFX12) },
[all …]
H A Dbrw_gfx_ver_enum.h43 #define GFX_LT(ver) ((ver) - 1) macro
44 #define GFX_GE(ver) (~GFX_LT(ver))
45 #define GFX_LE(ver) (GFX_LT(ver) | (ver))