Home
last modified time | relevance | path

Searched refs:GIC_DIST_CLEAR_PENDING (Results 1 – 18 of 18) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1302 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1415 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu/qemu-6.2.0/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1324 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1437 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu60/qemu-6.0.0/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1324 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1437 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1300 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1413 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu5/qemu-5.2.0/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1321 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1434 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1302 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1415 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1321 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK);
1434 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu);
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1321 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1434 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/intc/
H A Dgic_internal.h33 #define GIC_DIST_CLEAR_PENDING(irq, cm) (s->irq_state[irq].pending &= ~(cm)) macro
266 GIC_DIST_CLEAR_PENDING(irq, GIC_DIST_TEST_MODEL(irq) ? ALL_CPU_MASK in gic_clear_pending()
H A Darm_gic.c1324 GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); in gic_dist_writeb()
1437 GIC_DIST_CLEAR_PENDING(irq, 1 << cpu); in gic_dist_writeb()