Home
last modified time | relevance | path

Searched refs:I1 (Results 1 – 25 of 7423) sorted by relevance

12345678910>>...297

/dports/devel/gdb761/gdb-7.6.1/opcodes/
H A Dmicromips-opc.c99 #define I1 INSN_ISA1 macro
135 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1 },
136 {"move", "d,s", 0, (int) M_MOVE, INSN_MACRO, 0, I1 },
141 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1 },
148 {"abs", "d,v", 0, (int) M_ABS, INSN_MACRO, 0, I1 },
274 {"break", "", 0x4680, 0xffff, TRAP, 0, I1 },
275 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1 },
277 {"break", "c", 0x00000007, 0xfc00ffff, TRAP, 0, I1 },
387 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1 },
414 {"deret", "", 0x0000e37c, 0xffffffff, NODS, 0, I1 },
[all …]
H A Dmips16-opc.c64 #define I1 INSN_ISA1 macro
90 {"b", "q", 0x1000, 0xf800, UBR, 0, I1 },
113 {"break", "6", 0xe805, 0xf81f, TRAP, 0, I1 },
114 {"bteqz", "p", 0x6000, 0xff00, CBR|RD_T, 0, I1 },
160 {"exit", "L", 0xed09, 0xff1f, TRAP, 0, I1 },
161 {"exit", "L", 0xee09, 0xff1f, TRAP, 0, I1 },
162 {"exit", "L", 0xef09, 0xff1f, TRAP, 0, I1 },
163 {"entry", "l", 0xe809, 0xf81f, TRAP, 0, I1 },
164 {"extend", "e", 0xf000, 0xf800, 0, 0, I1 },
173 {"j", "x", 0xe800, 0xf8ff, UBD|RD_x, 0, I1 },
[all …]
/dports/math/cloog/cloog-cloog-0.20.0/test/reports/
H A Dkim_daegon_27-04-2005.eml74 for (I1=3D0;I1<=3D3*N1;I1++) {
394 for (I1=2;I1<=3*N1;I1++) {
453 for (I1=2;I1<=3*N1;I1++) {
511 for (I1=0;I1<=2*N1-2;I1++) {
569 for (I1=0;I1<=2*N1-2;I1++) {
629 for (I1=0;I1<=1;I1++) {
637 for (I1=2;I1<=min(3,floord(2*N1,3));I1++) {
4486 for (I1=20;I1<=floord(2*N1,3);I1++) {
7456 for (I1=N1+3;I1<=floord(6*N1-4,5);I1++) {
17462 for (I1=2*N1-1;I1<=3*N1;I1++) {
[all …]
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/
H A Dmips16-opc.c63 #define I1 INSN_ISA1 macro
89 {"b", "q", 0x1000, 0xf800, UBR, 0, I1 },
112 {"break", "6", 0xe805, 0xf81f, TRAP, 0, I1 },
113 {"bteqz", "p", 0x6000, 0xff00, CBR|RD_T, 0, I1 },
159 {"exit", "L", 0xed09, 0xff1f, TRAP, 0, I1 },
160 {"exit", "L", 0xee09, 0xff1f, TRAP, 0, I1 },
161 {"exit", "L", 0xef09, 0xff1f, TRAP, 0, I1 },
162 {"entry", "l", 0xe809, 0xf81f, TRAP, 0, I1 },
163 {"extend", "e", 0xf000, 0xf800, 0, 0, I1 },
172 {"j", "x", 0xe800, 0xf8ff, UBD|RD_x, 0, I1 },
[all …]
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/mips/gnu/
H A Dmips16-opc.c61 #define I1 INSN_ISA1 macro
87 {"b", "q", 0x1000, 0xf800, BR, 0, I1 },
110 {"break", "6", 0xe805, 0xf81f, TRAP, 0, I1 },
111 {"bteqz", "p", 0x6000, 0xff00, BR|RD_T, 0, I1 },
112 {"btnez", "p", 0x6100, 0xff00, BR|RD_T, 0, I1 },
157 {"exit", "L", 0xed09, 0xff1f, TRAP, 0, I1 },
158 {"exit", "L", 0xee09, 0xff1f, TRAP, 0, I1 },
159 {"exit", "L", 0xef09, 0xff1f, TRAP, 0, I1 },
160 {"entry", "l", 0xe809, 0xf81f, TRAP, 0, I1 },
161 {"extend", "e", 0xf000, 0xf800, 0, 0, I1 },
[all …]
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/
H A Dmips16-opc.c176 #define I1 INSN_ISA1 macro
202 {"b", "q", 0x1000, 0xf800, 0, UBR, I1, 0, 0 },
225 {"break", "6", 0xe805, 0xf81f, TRAP, 0, I1, 0, 0 },
272 {"exit", "L", 0xed09, 0xff1f, TRAP, 0, I1, 0, 0 },
273 {"exit", "L", 0xee09, 0xff1f, TRAP, 0, I1, 0, 0 },
274 {"exit", "", 0xef09, 0xffff, TRAP, 0, I1, 0, 0 },
275 {"exit", "L", 0xef09, 0xff1f, TRAP, 0, I1, 0, 0 },
276 {"entry", "", 0xe809, 0xffff, TRAP, 0, I1, 0, 0 },
277 {"entry", "l", 0xe809, 0xf81f, TRAP, 0, I1, 0, 0 },
278 {"extend", "e", 0xf000, 0xf800, 0, 0, I1, 0, 0 },
[all …]
H A Dmicromips-opc.c254 #define I1 INSN_ISA1 macro
299 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
305 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1, 0, 0 },
433 {"break", "", 0x4680, 0xffff, TRAP, 0, I1, 0, 0 },
434 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1, 0, 0 },
545 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1, 0, 0 },
588 {"di", "", 0x0000477c, 0xffffffff, RD_C0, 0, I1, 0, 0 },
681 {"ei", "", 0x0000577c, 0xffffffff, WR_C0, 0, I1, 0, 0 },
683 {"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1, 0, 0 },
710 {"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1, 0, 0 },
[all …]
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/
H A Dmips16-opc.c176 #define I1 INSN_ISA1 macro
202 {"b", "q", 0x1000, 0xf800, 0, UBR, I1, 0, 0 },
225 {"break", "6", 0xe805, 0xf81f, TRAP, 0, I1, 0, 0 },
272 {"exit", "L", 0xed09, 0xff1f, TRAP, 0, I1, 0, 0 },
273 {"exit", "L", 0xee09, 0xff1f, TRAP, 0, I1, 0, 0 },
274 {"exit", "", 0xef09, 0xffff, TRAP, 0, I1, 0, 0 },
275 {"exit", "L", 0xef09, 0xff1f, TRAP, 0, I1, 0, 0 },
276 {"entry", "", 0xe809, 0xffff, TRAP, 0, I1, 0, 0 },
277 {"entry", "l", 0xe809, 0xf81f, TRAP, 0, I1, 0, 0 },
278 {"extend", "e", 0xf000, 0xf800, 0, 0, I1, 0, 0 },
[all …]
H A Dmicromips-opc.c254 #define I1 INSN_ISA1 macro
299 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
305 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1, 0, 0 },
433 {"break", "", 0x4680, 0xffff, TRAP, 0, I1, 0, 0 },
434 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1, 0, 0 },
545 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1, 0, 0 },
588 {"di", "", 0x0000477c, 0xffffffff, RD_C0, 0, I1, 0, 0 },
681 {"ei", "", 0x0000577c, 0xffffffff, WR_C0, 0, I1, 0, 0 },
683 {"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1, 0, 0 },
710 {"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1, 0, 0 },
[all …]
/dports/lang/parrot/parrot-8.1.0/t/op/
H A Dcmp-nonbranch.t45 $S98 = $I1
225 set $I1, 111
240 set $I1, 111
252 set $I1, 111
264 set $I1, 111
275 set $I1, 111
290 set $I1, 111
302 set $I1, 111
314 set $I1, 111
1184 $S99 = $I1
[all …]
H A Difunless.t46 $I1 = 0
51 $I1 = 1
59 $I1 = 0
64 $I1 = 1
72 $I1 = 0
74 $I1 = 1
83 $I1 = 0
88 $I1 = 1
96 $I1 = 0
101 $I1 = 1
[all …]
H A Dinteger.t70 $I1 = 1
104 $S0 = $I1
189 $I1 = 2
209 $I1 = 1
210 $I1 = abs $I1
259 $I1 = 2
294 $I1 = 0
299 $I1 = 3
304 $I1 = 3
314 $I1 = 3
[all …]
/dports/devel/idutils/idutils-4.6/libidu/
H A Dscanners.c420 /*110*/ I1, I1, I1, I1, I1|NM, I1, I1, I1,
421 /*120*/ I1, I1, I1, I1, I1, I1|NM, I1, I1,
424 /*150*/ I1, I1, I1, I1, I1|NM, I1, I1, I1,
425 /*160*/ I1, I1, I1, I1, I1, I1|NM, I1, I1,
827 /*120*/ I1, I1, I1, I1, I1, I1, I1, I1,
831 /*160*/ I1, I1, I1, I1, I1, I1, I1, I1,
1088 /*120*/ I1, I1, I1, I1, I1, I1, I1, I1,
1092 /*160*/ I1, I1, I1, I1, I1, I1, I1, I1,
1102 /*300*/ I1, I1, I1, I1, I1, I1, I1, I1,
1103 /*310*/ I1, I1, I1, I1, I1, I1, I1, I1,
[all …]
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/
H A Dmicromips-opc.c255 #define I1 INSN_ISA1 macro
305 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
311 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1, 0, 0 },
445 {"break", "", 0x4680, 0xffff, TRAP, 0, I1, 0, 0 },
446 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1, 0, 0 },
557 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1, 0, 0 },
600 {"di", "", 0x0000477c, 0xffffffff, RD_C0, 0, I1, 0, 0 },
693 {"ei", "", 0x0000577c, 0xffffffff, WR_C0, 0, I1, 0, 0 },
695 {"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1, 0, 0 },
719 {"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1, 0, 0 },
[all …]
/dports/devel/gdb/gdb-11.1/opcodes/
H A Dmicromips-opc.c255 #define I1 INSN_ISA1 macro
305 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
311 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1, 0, 0 },
445 {"break", "", 0x4680, 0xffff, TRAP, 0, I1, 0, 0 },
446 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1, 0, 0 },
557 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1, 0, 0 },
600 {"di", "", 0x0000477c, 0xffffffff, RD_C0, 0, I1, 0, 0 },
693 {"ei", "", 0x0000577c, 0xffffffff, WR_C0, 0, I1, 0, 0 },
695 {"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1, 0, 0 },
719 {"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1, 0, 0 },
[all …]
/dports/devel/gnulibiberty/binutils-2.37/opcodes/
H A Dmicromips-opc.c255 #define I1 INSN_ISA1 macro
305 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
311 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1, 0, 0 },
445 {"break", "", 0x4680, 0xffff, TRAP, 0, I1, 0, 0 },
446 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1, 0, 0 },
557 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1, 0, 0 },
600 {"di", "", 0x0000477c, 0xffffffff, RD_C0, 0, I1, 0, 0 },
693 {"ei", "", 0x0000577c, 0xffffffff, WR_C0, 0, I1, 0, 0 },
695 {"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1, 0, 0 },
719 {"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1, 0, 0 },
[all …]
/dports/devel/binutils/binutils-2.37/opcodes/
H A Dmicromips-opc.c255 #define I1 INSN_ISA1 macro
305 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
311 {"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1, 0, 0 },
445 {"break", "", 0x4680, 0xffff, TRAP, 0, I1, 0, 0 },
446 {"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1, 0, 0 },
557 {"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1, 0, 0 },
600 {"di", "", 0x0000477c, 0xffffffff, RD_C0, 0, I1, 0, 0 },
693 {"ei", "", 0x0000577c, 0xffffffff, WR_C0, 0, I1, 0, 0 },
695 {"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1, 0, 0 },
719 {"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1, 0, 0 },
[all …]
/dports/graphics/xd3d/xd3d-8.3.1/src/interp/
H A Dfonop1.f54 21 MI(I2) = -MI(I1)
56 22 MR(I2) = -MR(I1)
58 23 ML(I2) = .NOT. ML(I1)
65 31 MI(I2) = INT(MI(I1))
67 32 MI(I2) = INT(MR(I1))
69 35 MI(I2) = INT(MD(I1))
92 61 MI(I2) = ABS(MI(I1))
94 62 MR(I2) = ABS(MR(I1))
96 65 MD(I2) = ABS(MD(I1))
112 82 MR(I2) = EXP(MR(I1))
[all …]
/dports/lang/parrot/parrot-8.1.0/t/library/
H A Dpg.t62 $I1 = istrue con
130 $I1 = iseq $I0, 1
133 $I1 = iseq $I0, 3
143 $I1 = iseq $I0, 0
146 $I1 = iseq $I0, 2
170 $I1 = iseq $I0, 2
195 $I1 = iseq $I0, 3
206 $I1 = iseq $I0, 4
218 $I1 = iseq $I0, 5
227 $I1 = iseq $I0, 0
[all …]
/dports/lang/parrot/parrot-8.1.0/t/oo/
H A Dinheritance.t33 if $I1, fail
39 if $I1, fail
40 $I1 = 1
50 if $I1, fail
52 if $I1, fail
57 if $I1, fail
63 if $I1, fail
68 if $I1, fail
71 $I1 = 1
97 $I1 = 1
[all …]
/dports/devel/gdb761/gdb-7.6.1/gdb/testsuite/gdb.ada/operator_bp/
H A Dops.adb57 Result := IntRep (I1) * Result;
64 return IntRep (I1) < IntRep (I2);
69 return IntRep (I1) <= IntRep (I2);
74 return IntRep (I1) > IntRep (I2);
79 return IntRep (I1) >= IntRep (I2);
84 return IntRep (I1) = IntRep (I2);
109 return Int (abs IntRep (I1));
114 return Int (not IntRep (I1));
119 return Int (IntRep (I1));
124 return Int (-IntRep (I1));
[all …]
/dports/devel/gdb/gdb-11.1/gdb/testsuite/gdb.ada/operator_bp/
H A Dops.adb57 Result := IntRep (I1) * Result;
64 return IntRep (I1) < IntRep (I2);
69 return IntRep (I1) <= IntRep (I2);
74 return IntRep (I1) > IntRep (I2);
79 return IntRep (I1) >= IntRep (I2);
84 return IntRep (I1) = IntRep (I2);
109 return Int (abs IntRep (I1));
114 return Int (not IntRep (I1));
119 return Int (IntRep (I1));
124 return Int (-IntRep (I1));
[all …]
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/testsuite/ada/acats/tests/c6/
H A Dc67002a.ada82 IF I1 > I2 THEN
100 IF I1 > I2 THEN
118 IF I1 > I2 THEN
136 IF I1 > I2 THEN
154 IF I1 > I2 THEN
172 IF I1 > I2 THEN
190 IF I1 > I2 THEN
208 IF I1 > I2 THEN
226 IF I1 > I2 THEN
244 IF I1 > I2 THEN
[all …]
/dports/lang/gcc6-aux/gcc-6-20180516/gcc/testsuite/ada/acats/tests/c6/
H A Dc67002a.ada82 IF I1 > I2 THEN
100 IF I1 > I2 THEN
118 IF I1 > I2 THEN
136 IF I1 > I2 THEN
154 IF I1 > I2 THEN
172 IF I1 > I2 THEN
190 IF I1 > I2 THEN
208 IF I1 > I2 THEN
226 IF I1 > I2 THEN
244 IF I1 > I2 THEN
[all …]
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/testsuite/ada/acats/tests/c6/
H A Dc67002a.ada82 IF I1 > I2 THEN
100 IF I1 > I2 THEN
118 IF I1 > I2 THEN
136 IF I1 > I2 THEN
154 IF I1 > I2 THEN
172 IF I1 > I2 THEN
190 IF I1 > I2 THEN
208 IF I1 > I2 THEN
226 IF I1 > I2 THEN
244 IF I1 > I2 THEN
[all …]

12345678910>>...297