/dports/devel/itext/itext-4.2.0/core/com/lowagie/text/pdf/parser/ |
H A D | Matrix.java | 74 public static final int I33 = 8; field in Matrix 117 vals[I33] = 1; in Matrix() 144 c[I13] = a[I11]*b[I13] + a[I12]*b[I23] + a[I13]*b[I33]; in multiply() 147 c[I23] = a[I21]*b[I13] + a[I22]*b[I23] + a[I23]*b[I33]; in multiply() 148 c[I31] = a[I31]*b[I11] + a[I32]*b[I21] + a[I33]*b[I31]; in multiply() 149 c[I32] = a[I31]*b[I12] + a[I32]*b[I22] + a[I33]*b[I32]; in multiply() 150 c[I33] = a[I31]*b[I13] + a[I32]*b[I23] + a[I33]*b[I33]; in multiply() 175 c[I33] = a[I33]-b[I33]; in subtract() 216 vals[I31] + "\t" + vals[I32] + "\t" + vals[I33]; in toString()
|
/dports/math/moab/fathomteam-moab-7bde9dfb84a8/test/mesquite/unit/ |
H A D | LVQDTargetTest.cpp | 64 MsqMatrix<3,3> V3D_Z45, V3D_X90, Q3D_45, D3D_123, I33; member in LVQDTargetTest 212 I33 = MsqMatrix<3,3>(1.0); in setUp() 279 ConstantTarget W_orient( V ? *V : I33 ); in target() 280 ConstantTarget W_skew ( Q ? *Q : I33 ); in target() 281 ConstantTarget W_aspect( D ? *D : I33 ); in target() 319 ASSERT_MATRICES_EQUAL( I33, target(0,null_V,0,0), 1e-8 ); in test_LVQD_default_is_I_3D() 355 ASSERT_MATRICES_EQUAL( I33, target(&o,&I33,&I33,&I33), 1e-8 ); in test_LVQD_product_3D() 356 ASSERT_MATRICES_EQUAL( (MsqMatrix<3,3>(s)), target(&s,&I33,&I33,&I33), 1e-8 ); in test_LVQD_product_3D() 357 ASSERT_MATRICES_EQUAL( V3D_Z45, target(&o,&V3D_Z45,&I33,&I33), 1e-8 ); in test_LVQD_product_3D() 358 ASSERT_MATRICES_EQUAL( s*V3D_Z45, target(&s,&V3D_Z45,&I33,&I33), 1e-8 ); in test_LVQD_product_3D() [all …]
|
/dports/emulators/x49gp/x49gp/x49gp-code/qemu/qemu-git/ |
H A D | mips-dis.c | 1117 #define I33 INSN_ISA32R2 macro 1562 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 1563 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 1667 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 1668 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2053 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2054 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2120 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2121 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2229 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu/qemu-6.2.0/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2317 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2318 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2422 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2423 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2812 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2813 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2879 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2880 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2988 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu42/qemu-4.2.1/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2307 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2308 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2412 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2413 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2802 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2803 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2869 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2870 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2978 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu60/qemu-6.0.0/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2317 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2318 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2422 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2423 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2812 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2813 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2879 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2880 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2988 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2307 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2308 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2412 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2413 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2802 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2803 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2869 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2870 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2978 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu5/qemu-5.2.0/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2317 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2318 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2422 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2423 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2812 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2813 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2879 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2880 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2988 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu-utils/qemu-4.2.1/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2307 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2308 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2412 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2413 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2802 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2803 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2869 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2870 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2978 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 2317 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2318 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2422 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2423 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2812 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2813 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2879 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2880 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2988 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/disas/ |
H A D | mips.c | 1165 #define I33 INSN_ISA32R2 macro 2317 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2318 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2422 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2423 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2812 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 2813 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 2879 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2880 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 2988 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/disas/ |
H A D | mips.c | 1176 #define I33 INSN_ISA32R2 macro 2538 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2539 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 2643 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 2644 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 3035 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 3036 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 3102 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 3103 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 3211 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/mips/gnu/ |
H A D | mips-opc.c | 90 #define I33 INSN_ISA32R2 macro 570 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 571 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 683 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 684 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 1101 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 1102 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 1168 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 1169 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 1298 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, [all …]
|
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/ |
H A D | mips-opc.c | 91 #define I33 INSN_ISA32R2 macro 1201 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 1202 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 1269 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, 1270 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, 1408 {"sync_mb", "", 0x0000040f, 0xffffffff, INSN_SYNC, 0, I33 }, 1410 {"sync_rmb", "", 0x000004cf, 0xffffffff, INSN_SYNC, 0, I33 }, 1411 {"sync_wmb", "", 0x0000010f, 0xffffffff, INSN_SYNC, 0, I33 }, 1416 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, 1487 {"wrpgpr", "d,w", 0x41c00000, 0xffe007ff, RD_t, 0, I33 }, [all …]
|
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/ |
H A D | mips-opc.c | 89 #define I33 INSN_ISA32R2 macro 526 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 527 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 633 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 634 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 651 {"jr.hb", "s", 0x00000408, 0xfc1fffff, UBD|RD_s, 0, I33 }, 1008 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 1009 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 1023 {"rotl", "d,v,t", 0, (int) M_ROL, INSN_MACRO, 0, I33 }, 1025 {"rotr", "d,v,t", 0, (int) M_ROR, INSN_MACRO, 0, I33 }, [all …]
|
/dports/devel/gdb761/gdb-7.6.1/opcodes/ |
H A D | mips-opc.c | 93 #define I33 INSN_ISA32R2 macro 678 {"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, 679 {"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, 798 {"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, 1254 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33 }, 1380 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, 1381 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, 1597 {"sync_mb", "", 0x0000040f, 0xffffffff, NODS, 0, I33 }, 1599 {"sync_rmb", "", 0x000004cf, 0xffffffff, NODS, 0, I33 }, 1600 {"sync_wmb", "", 0x0000010f, 0xffffffff, NODS, 0, I33 }, [all …]
|
/dports/science/dakota/dakota-6.13.0-release-public.src-UI/examples/compiled_interfaces/Scilab/Bridge/data/ |
H A D | bridge.geo | 15 I31=9; I32=10; I33=11; I34=12; 38 Point(I33) = {x33,y33,z33,lc}; 78 Line(205) = {I34,I33}; 79 Line(206) = {I33,I32,I31,I34}; 113 Line(226) = {I24,I33}; 118 Line(229) = {I22,I33}; 125 Line(233) = {I33,I44}; 132 Line(238) = {I33,I42}; 182 Line(269) = {I23,I33}; 187 Line(273) = {I33,I43}; [all …]
|
H A D | bridge_opt.geo | 23 I31=9; I32=10; I33=11; I34=12; 46 Point(I33) = {x33,y33,z33,lc}; 86 Line(205) = {I34,I33}; 87 Line(206) = {I33,I32,I31,I34}; 121 Line(226) = {I24,I33}; 126 Line(229) = {I22,I33}; 133 Line(233) = {I33,I44}; 140 Line(238) = {I33,I42}; 190 Line(269) = {I23,I33}; 195 Line(273) = {I33,I43}; [all …]
|
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/ |
H A D | mips-opc.c | 279 #define I33 INSN_ISA32R2 macro 1021 {"di", "", 0x41606000, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1154 {"ei", "", 0x41606020, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1630 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33, 0, 0 }, 3158 {"udi0", "+4", 0x70000010, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3162 {"udi1", "+4", 0x70000011, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3166 {"udi2", "+4", 0x70000012, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3170 {"udi3", "+4", 0x70000013, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3174 {"udi4", "+4", 0x70000014, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3178 {"udi5", "+4", 0x70000015, 0xfc00003f, UDI, 0, I33, 0, 0 }, [all …]
|
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/ |
H A D | mips-opc.c | 279 #define I33 INSN_ISA32R2 macro 1021 {"di", "", 0x41606000, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1154 {"ei", "", 0x41606020, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1630 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33, 0, 0 }, 3158 {"udi0", "+4", 0x70000010, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3162 {"udi1", "+4", 0x70000011, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3166 {"udi2", "+4", 0x70000012, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3170 {"udi3", "+4", 0x70000013, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3174 {"udi4", "+4", 0x70000014, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3178 {"udi5", "+4", 0x70000015, 0xfc00003f, UDI, 0, I33, 0, 0 }, [all …]
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | mips-opc.c | 287 #define I33 INSN_ISA32R2 macro 1054 {"di", "", 0x41606000, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1185 {"ei", "", 0x41606020, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1665 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33, 0, 0 }, 3140 {"udi0", "+4", 0x70000010, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3144 {"udi1", "+4", 0x70000011, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3148 {"udi2", "+4", 0x70000012, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3152 {"udi3", "+4", 0x70000013, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3156 {"udi4", "+4", 0x70000014, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3160 {"udi5", "+4", 0x70000015, 0xfc00003f, UDI, 0, I33, 0, 0 }, [all …]
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | mips-opc.c | 287 #define I33 INSN_ISA32R2 macro 1054 {"di", "", 0x41606000, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1185 {"ei", "", 0x41606020, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1665 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33, 0, 0 }, 3140 {"udi0", "+4", 0x70000010, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3144 {"udi1", "+4", 0x70000011, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3148 {"udi2", "+4", 0x70000012, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3152 {"udi3", "+4", 0x70000013, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3156 {"udi4", "+4", 0x70000014, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3160 {"udi5", "+4", 0x70000015, 0xfc00003f, UDI, 0, I33, 0, 0 }, [all …]
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | mips-opc.c | 287 #define I33 INSN_ISA32R2 macro 1054 {"di", "", 0x41606000, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1185 {"ei", "", 0x41606020, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1665 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33, 0, 0 }, 3140 {"udi0", "+4", 0x70000010, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3144 {"udi1", "+4", 0x70000011, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3148 {"udi2", "+4", 0x70000012, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3152 {"udi3", "+4", 0x70000013, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3156 {"udi4", "+4", 0x70000014, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3160 {"udi5", "+4", 0x70000015, 0xfc00003f, UDI, 0, I33, 0, 0 }, [all …]
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | mips-opc.c | 287 #define I33 INSN_ISA32R2 macro 1054 {"di", "", 0x41606000, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1185 {"ei", "", 0x41606020, 0xffffffff, WR_C0, 0, I33, 0, 0 }, 1665 {"pause", "", 0x00000140, 0xffffffff, TRAP, 0, I33, 0, 0 }, 3140 {"udi0", "+4", 0x70000010, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3144 {"udi1", "+4", 0x70000011, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3148 {"udi2", "+4", 0x70000012, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3152 {"udi3", "+4", 0x70000013, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3156 {"udi4", "+4", 0x70000014, 0xfc00003f, UDI, 0, I33, 0, 0 }, 3160 {"udi5", "+4", 0x70000015, 0xfc00003f, UDI, 0, I33, 0, 0 }, [all …]
|
/dports/lang/parrot/parrot-8.1.0/t/compilers/imcc/reg/ |
H A D | spill.t | 55 $I33 = 33 114 $I33 = 33 141 $I71 = $I32 + $I33 179 is($I33, 33, 'spill 1') 312 $I33 = 33 353 if $I33 != 33 goto err
|