Home
last modified time | relevance | path

Searched refs:INSN_COP (Results 1 – 25 of 60) sorted by relevance

123

/dports/emulators/vmips/vmips-1.5.1/libopcodes_mips/
H A Dmips-opc.c55 #define RD_C0 INSN_COP
56 #define RD_C1 INSN_COP
57 #define RD_C2 INSN_COP
58 #define RD_C3 INSN_COP
59 #define WR_C0 INSN_COP
60 #define WR_C1 INSN_COP
61 #define WR_C2 INSN_COP
62 #define WR_C3 INSN_COP
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/
H A Dmips-opc.c56 #define RD_C0 INSN_COP
57 #define RD_C1 INSN_COP
58 #define RD_C2 INSN_COP
59 #define RD_C3 INSN_COP
60 #define WR_C0 INSN_COP
61 #define WR_C1 INSN_COP
62 #define WR_C2 INSN_COP
63 #define WR_C3 INSN_COP
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/
H A Dmips-opc.c56 #define RD_C0 INSN_COP
57 #define RD_C1 INSN_COP
58 #define RD_C2 INSN_COP
59 #define RD_C3 INSN_COP
60 #define WR_C0 INSN_COP
61 #define WR_C1 INSN_COP
62 #define WR_C2 INSN_COP
63 #define WR_C3 INSN_COP
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/
H A Dmips-opc.c56 #define RD_C0 INSN_COP
57 #define RD_C1 INSN_COP
58 #define RD_C2 INSN_COP
59 #define RD_C3 INSN_COP
60 #define WR_C0 INSN_COP
61 #define WR_C1 INSN_COP
62 #define WR_C2 INSN_COP
63 #define WR_C3 INSN_COP
/dports/devel/gdb761/gdb-7.6.1/opcodes/
H A Dmicromips-opc.c77 #define RD_C0 INSN_COP
78 #define RD_C1 INSN_COP
79 #define RD_C2 INSN_COP
80 #define WR_C0 INSN_COP
81 #define WR_C1 INSN_COP
82 #define WR_C2 INSN_COP
83 #define CP INSN_COP
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/
H A Dmips-opc.c56 #define RD_C0 INSN_COP
57 #define RD_C1 INSN_COP
58 #define RD_C2 INSN_COP
59 #define RD_C3 INSN_COP
60 #define WR_C0 INSN_COP
61 #define WR_C1 INSN_COP
62 #define WR_C2 INSN_COP
63 #define WR_C3 INSN_COP
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/
H A Dmips16-opc.c178 #define RD_C0 INSN_COP
179 #define WR_C0 INSN_COP
H A Dmicromips-opc.c233 #define RD_C0 INSN_COP
234 #define RD_C1 INSN_COP
235 #define RD_C2 INSN_COP
236 #define WR_C0 INSN_COP
237 #define WR_C1 INSN_COP
238 #define WR_C2 INSN_COP
239 #define CP INSN_COP
/dports/devel/gdb/gdb-11.1/opcodes/
H A Dmips16-opc.c178 #define RD_C0 INSN_COP
179 #define WR_C0 INSN_COP
H A Dmicromips-opc.c233 #define RD_C0 INSN_COP
234 #define RD_C1 INSN_COP
235 #define RD_C2 INSN_COP
236 #define WR_C0 INSN_COP
237 #define WR_C1 INSN_COP
238 #define WR_C2 INSN_COP
239 #define CP INSN_COP
/dports/devel/gnulibiberty/binutils-2.37/opcodes/
H A Dmips16-opc.c178 #define RD_C0 INSN_COP
179 #define WR_C0 INSN_COP
H A Dmicromips-opc.c233 #define RD_C0 INSN_COP
234 #define RD_C1 INSN_COP
235 #define RD_C2 INSN_COP
236 #define WR_C0 INSN_COP
237 #define WR_C1 INSN_COP
238 #define WR_C2 INSN_COP
239 #define CP INSN_COP
/dports/devel/binutils/binutils-2.37/opcodes/
H A Dmips16-opc.c178 #define RD_C0 INSN_COP
179 #define WR_C0 INSN_COP
H A Dmicromips-opc.c233 #define RD_C0 INSN_COP
234 #define RD_C1 INSN_COP
235 #define RD_C2 INSN_COP
236 #define WR_C0 INSN_COP
237 #define WR_C1 INSN_COP
238 #define WR_C2 INSN_COP
239 #define CP INSN_COP
/dports/emulators/vmips/vmips-1.5.1/libopcodes_mips/opcode/
H A Dmips.h283 #define INSN_COP 0x00004000 macro
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/include/opcode/
H A Dmips.h344 #define INSN_COP 0x00004000
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/include/opcode/
H A Dmips.h347 #define INSN_COP 0x00004000 macro
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/include/opcode/
H A Dmips.h344 #define INSN_COP 0x00004000 macro
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/
H A Dmicromips-opc.c232 #define RD_C0 INSN_COP
233 #define RD_C1 INSN_COP
234 #define RD_C2 INSN_COP
235 #define WR_C0 INSN_COP
236 #define WR_C1 INSN_COP
237 #define WR_C2 INSN_COP
238 #define CP INSN_COP
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/
H A Dmicromips-opc.c232 #define RD_C0 INSN_COP
233 #define RD_C1 INSN_COP
234 #define RD_C2 INSN_COP
235 #define WR_C0 INSN_COP
236 #define WR_C1 INSN_COP
237 #define WR_C2 INSN_COP
238 #define CP INSN_COP
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/include/opcode/
H A Dmips.h424 #define INSN_COP 0x00004000 macro
/dports/devel/djgpp-binutils/binutils-2.17/include/opcode/
H A Dmips.h403 #define INSN_COP 0x00004000 macro
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/
H A Dmips-opc.c57 #define RD_C0 INSN_COP
58 #define RD_C1 INSN_COP
59 #define RD_C2 INSN_COP
60 #define RD_C3 INSN_COP
61 #define WR_C0 INSN_COP
62 #define WR_C1 INSN_COP
63 #define WR_C2 INSN_COP
64 #define WR_C3 INSN_COP
65 #define CP INSN_COP
/dports/devel/avr-gdb/gdb-7.3.1/include/opcode/
H A Dmips.h469 #define INSN_COP 0x00004000 macro
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/mips/gnu/
H A Dmips-opc.c57 #define RD_C0 INSN_COP
58 #define RD_C1 INSN_COP
59 #define RD_C2 INSN_COP
60 #define RD_C3 INSN_COP
61 #define WR_C0 INSN_COP
62 #define WR_C1 INSN_COP
63 #define WR_C2 INSN_COP
64 #define WR_C3 INSN_COP

123