| /dports/emulators/dosbox/dosbox-0.74-3/src/ints/ |
| H A D | int10_pal.cpp | 39 IO_Read(VGAREG_TDY_RESET); in INT10_SetSinglePaletteRegister()
58 IO_Read(VGAREG_TDY_RESET); in INT10_SetOverscanBorderColor()
73 IO_Read(VGAREG_TDY_RESET); in INT10_SetAllPaletteRegisters()
105 value=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_ToggleBlinkingBit()
127 *val=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_GetSinglePaletteRegister()
135 *val=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_GetOverscanBorderColor()
163 *red=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDacRegister()
164 *green=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDacRegister()
165 *blue=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDacRegister()
227 mask=IO_Read(VGAREG_PEL_MASK); in INT10_GetPelMask()
[all …]
|
| H A D | bios.cpp | 46 IO_Read(0x71); in INT70_Handler()
325 reg_ch=IO_Read(0x71); in INT1A_Handler()
327 reg_cl=IO_Read(0x71); in INT1A_Handler()
329 reg_dh=IO_Read(0x71); in INT1A_Handler()
1006 if ((IO_Read(0x378)!=0xff)|(IO_Read(0x379)!=0xff)) { in BIOS()
1010 if((IO_Read(0x278)!=0xff)|(IO_Read(0x279)!=0xff)) { in BIOS()
1014 if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1019 } else if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1024 } else if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1028 if((IO_Read(0x278)!=0xff)|(IO_Read(0x279)!=0xff)) { in BIOS()
[all …]
|
| H A D | int10_misc.cpp | 201 if(port) bl = IO_Read(port); in INT10_EGA_RIL_ReadRegister()
203 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegister()
205 bl = IO_Read(port+1); in INT10_EGA_RIL_ReadRegister()
206 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegister()
219 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegister()
241 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegisterRange()
243 mem_writeb(dst++,IO_Read(port+1)); in INT10_EGA_RIL_ReadRegisterRange()
245 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegisterRange()
260 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegisterRange()
302 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegisterSet()
|
| H A D | int10_vesa.cpp | 290 address=IO_Read(0x3d5); in VESA_GetCPUWindow()
321 r = IO_Read(0x3c9); in VESA_GetPalette()
322 g = IO_Read(0x3c9); in VESA_GetPalette()
323 b = IO_Read(0x3c9); in VESA_GetPalette()
399 IO_Read(0x3da); in VESA_SetDisplayStart()
406 IO_Read(0x3da); in VESA_SetDisplayStart()
|
| /dports/emulators/dosbox-staging/dosbox-staging-0.78.0/src/ints/ |
| H A D | int10_pal.cpp | 41 IO_Read(VGAREG_TDY_RESET); in INT10_SetSinglePaletteRegister()
97 IO_Read(VGAREG_TDY_RESET); in INT10_SetOverscanBorderColor()
117 IO_Read(VGAREG_TDY_RESET); in INT10_SetAllPaletteRegisters()
153 value=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_ToggleBlinkingBit()
191 *val=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_GetSinglePaletteRegister()
199 *val=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_GetOverscanBorderColor()
236 *red=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDACRegister()
237 *green=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDACRegister()
238 *blue=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDACRegister()
316 mask=IO_Read(VGAREG_PEL_MASK); in INT10_GetPelMask()
[all …]
|
| H A D | bios.cpp | 52 IO_Read(0x71); in INT70_Handler()
334 reg_ch=IO_Read(0x71); in INT1A_Handler()
336 reg_cl=IO_Read(0x71); in INT1A_Handler()
338 reg_dh=IO_Read(0x71); in INT1A_Handler()
1308 if ((IO_Read(0x378)!=0xff)|(IO_Read(0x379)!=0xff)) { in BIOS()
1312 if((IO_Read(0x278)!=0xff)|(IO_Read(0x279)!=0xff)) { in BIOS()
1316 if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1321 } else if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1326 } else if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1330 if((IO_Read(0x278)!=0xff)|(IO_Read(0x279)!=0xff)) { in BIOS()
[all …]
|
| H A D | int10_misc.cpp | 222 if(port) bl = IO_Read(port); in INT10_EGA_RIL_ReadRegister()
224 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegister()
226 bl = IO_Read(port+1); in INT10_EGA_RIL_ReadRegister()
227 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegister()
240 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegister()
262 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegisterRange()
264 mem_writeb(dst++,IO_Read(port+1)); in INT10_EGA_RIL_ReadRegisterRange()
266 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegisterRange()
281 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegisterRange()
323 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegisterSet()
|
| H A D | int10_vesa.cpp | 364 address=IO_Read(0x3d5); in VESA_GetCPUWindow()
399 r = IO_Read(0x3c9); in VESA_GetPalette()
400 g = IO_Read(0x3c9); in VESA_GetPalette()
401 b = IO_Read(0x3c9); in VESA_GetPalette()
561 IO_Read(0x3da); // reset attribute flipflop in VESA_SetDisplayStart()
598 IO_Read(0x3da); // reset attribute flipflop in VESA_GetDisplayStart()
600 Bit8u panning = IO_Read(0x3c1); in VESA_GetDisplayStart()
|
| /dports/games/libretro-dosbox/dosbox-libretro-aa71b67/src/ints/ |
| H A D | int10_pal.cpp | 40 IO_Read(VGAREG_TDY_RESET); in INT10_SetSinglePaletteRegister()
93 IO_Read(VGAREG_TDY_RESET); in INT10_SetOverscanBorderColor()
109 IO_Read(VGAREG_TDY_RESET); in INT10_SetAllPaletteRegisters()
142 value=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_ToggleBlinkingBit()
180 *val=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_GetSinglePaletteRegister()
188 *val=IO_Read(VGAREG_ACTL_READ_DATA); in INT10_GetOverscanBorderColor()
225 *red=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDACRegister()
226 *green=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDACRegister()
227 *blue=IO_Read(VGAREG_DAC_DATA); in INT10_GetSingleDACRegister()
304 mask=IO_Read(VGAREG_PEL_MASK); in INT10_GetPelMask()
[all …]
|
| H A D | bios.cpp | 51 IO_Read(0x71); in INT70_Handler()
331 reg_ch=IO_Read(0x71); in INT1A_Handler()
333 reg_cl=IO_Read(0x71); in INT1A_Handler()
335 reg_dh=IO_Read(0x71); in INT1A_Handler()
1212 if ((IO_Read(0x378)!=0xff)|(IO_Read(0x379)!=0xff)) { in BIOS()
1216 if((IO_Read(0x278)!=0xff)|(IO_Read(0x279)!=0xff)) { in BIOS()
1220 if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1225 } else if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1230 } else if((IO_Read(0x3bc)!=0xff)|(IO_Read(0x3be)!=0xff)) { in BIOS()
1234 if((IO_Read(0x278)!=0xff)|(IO_Read(0x279)!=0xff)) { in BIOS()
[all …]
|
| H A D | int10_misc.cpp | 200 if(port) bl = IO_Read(port); in INT10_EGA_RIL_ReadRegister()
202 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegister()
204 bl = IO_Read(port+1); in INT10_EGA_RIL_ReadRegister()
205 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegister()
218 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegister()
240 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegisterRange()
242 mem_writeb(dst++,IO_Read(port+1)); in INT10_EGA_RIL_ReadRegisterRange()
244 if(port == 0x3c0) IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_ReadRegisterRange()
259 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegisterRange()
301 IO_Read(real_readw(BIOSMEM_SEG,BIOSMEM_CRTC_ADDRESS) + 6); in INT10_EGA_RIL_WriteRegisterSet()
|
| H A D | int10_vesa.cpp | 295 address=IO_Read(0x3d5); in VESA_GetCPUWindow()
326 r = IO_Read(0x3c9); in VESA_GetPalette()
327 g = IO_Read(0x3c9); in VESA_GetPalette()
328 b = IO_Read(0x3c9); in VESA_GetPalette()
466 IO_Read(0x3da); // reset attribute flipflop in VESA_SetDisplayStart()
500 IO_Read(0x3da); // reset attribute flipflop in VESA_GetDisplayStart()
502 Bit8u panning = IO_Read(0x3c1); in VESA_GetDisplayStart()
|
| /dports/math/gap/gap-4.11.0/pkg/SCSCP-2.3.1/lib/ |
| H A D | xstream.gi | 116 buf := IO_Read( stream![1], 1 );
135 sofar := IO_Read( stream![1], 1 );
141 chunk := IO_Read( stream![1], 1);
164 sofar := IO_Read(stream![1], csize);
176 chunk := IO_Read( stream![1], csize);
|
| /dports/math/gap/gap-4.11.0/pkg/io-4.7.0/tst/ |
| H A D | buffered.g | 51 block := IO_Read(f,1000);
119 block := IO_Read(f,100000);
148 block := IO_Read(f,10000);
|
| /dports/java/openjdk11/jdk11u-jdk-11.0.13-8-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/java/openjdk13/jdk13u-jdk-13.0.10-1-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/java/openjdk11-jre/jdk11u-jdk-11.0.13-8-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/emulators/dosbox-staging/dosbox-staging-0.78.0/src/hardware/ |
| H A D | vga_paradise.cpp | 147 const auto oldlock = IO_Read(0x3cf); in FinishSetMode_PVGA1A()
154 Bit8u val = IO_Read(0x3cf); in FinishSetMode_PVGA1A()
|
| /dports/emulators/dosbox/dosbox-0.74-3/src/hardware/ |
| H A D | vga_paradise.cpp | 144 Bitu oldlock = IO_Read(0x3cf); in FinishSetMode_PVGA1A()
151 Bit8u val = IO_Read(0x3cf); in FinishSetMode_PVGA1A()
|
| /dports/java/openjdk16/jdk16u-jdk-16.0.2-7-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/java/openjdk17/jdk17u-jdk-17.0.1-12-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/java/openjdk12/openjdk-jdk12u-jdk-12.0.2-10-4/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/java/openjdk15/jdk15u-jdk-15.0.6-1-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/java/openjdk14/jdk14u-jdk-14.0.2-12-1/src/java.base/share/native/libjava/ |
| H A D | io_util.c | 47 nread = IO_Read(fd, &ret, 1); in readSingle()
109 nread = IO_Read(fd, buf, len); in readBytes()
|
| /dports/games/libretro-dosbox/dosbox-libretro-aa71b67/src/hardware/ |
| H A D | vga_paradise.cpp | 143 Bitu oldlock = IO_Read(0x3cf); in FinishSetMode_PVGA1A()
150 Bit8u val = IO_Read(0x3cf); in FinishSetMode_PVGA1A()
|