Home
last modified time | relevance | path

Searched refs:IPMI_BMC_RCV_MSG_QUEUE_INT_BIT (Results 1 – 9 of 9) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/hw/ipmi/
H A Dipmi_bmc_sim.c253 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
258 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
891 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu/qemu-6.2.0/hw/ipmi/
H A Dipmi_bmc_sim.c237 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
242 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
855 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu60/qemu-6.0.0/hw/ipmi/
H A Dipmi_bmc_sim.c237 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
242 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
855 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/ipmi/
H A Dipmi_bmc_sim.c253 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
258 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
891 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu5/qemu-5.2.0/hw/ipmi/
H A Dipmi_bmc_sim.c236 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
241 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
854 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/ipmi/
H A Dipmi_bmc_sim.c235 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
240 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
853 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/ipmi/
H A Dipmi_bmc_sim.c235 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
240 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
853 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/ipmi/
H A Dipmi_bmc_sim.c237 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
242 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
855 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/ipmi/
H A Dipmi_bmc_sim.c251 #define IPMI_BMC_RCV_MSG_QUEUE_INT_BIT 0 macro
256 (1 << IPMI_BMC_RCV_MSG_QUEUE_INT_BIT))
887 IPMI_BMC_RCV_MSG_QUEUE_INT_BIT); in set_global_enables()