Home
last modified time | relevance | path

Searched refs:ISNEGATED (Results 1 – 25 of 26) sorted by relevance

12

/dports/cad/electric/electric-7.00/src/vhdl/
H A Dvhdl.c1136 if ((ai->userbits&ISNEGATED) == 0) continue; in vhdl_generatevhdl()
1218 if ((ai->userbits&ISNEGATED) != 0 && ai->temp1 != 0) in vhdl_generatevhdl()
1349 if ((ai->userbits&ISNEGATED) == 0 || ai->temp1 == 0) continue; in vhdl_generatevhdl()
1411 if ((ai->userbits&ISNEGATED) == 0 || ai->temp1 == 0) continue; in vhdl_generatevhdl()
1582 if ((ai->userbits&ISNEGATED) != 0) in vhdl_addrealports()
1608 if ((ai->userbits&ISNEGATED) != 0 && ai->temp1 != 0) in vhdl_addrealports()
1791 if ((ai->userbits&ISNEGATED) == 0) continue; in vhdl_primname()
1819 if ((ai->userbits&ISNEGATED) == 0) continue; in vhdl_primname()
1848 if ((ai->userbits&ISNEGATED) == 0) continue; in vhdl_primname()
1877 if ((ai->userbits&ISNEGATED) == 0) continue; in vhdl_primname()
/dports/cad/electric/electric-7.00/src/sim/
H A Dsimtexsim.c345 if ((ai->userbits&ISNEGATED) == 0) continue; in sim_writetexcell()
643 if ((pai->conarcinst->userbits&ISNEGATED) == 0) return(sim_texsrcname(ni, pai)); in sim_textracesignal()
705 if ((pai->conarcinst->userbits&ISNEGATED) == 0 || pai->conarcinst->temp1 == -1) in sim_textdlinst()
1019 if ((pai->conarcinst->userbits&ISNEGATED) == 0) continue; in sim_texnegatedoutput()
H A Dsimverilog.c457 if ((ai->userbits&ISNEGATED) == 0) continue; in sim_verwritecell()
759 if ((ai->userbits&ISNEGATED) != 0) in sim_verwritecell()
841 if (pi != NOPORTARCINST && (pi->conarcinst->userbits&ISNEGATED) != 0) in sim_verwritecell()
849 if (pi != NOPORTARCINST && (pi->conarcinst->userbits&ISNEGATED) != 0) in sim_verwritecell()
857 if (pi != NOPORTARCINST && (pi->conarcinst->userbits&ISNEGATED) != 0) in sim_verwritecell()
865 if (pi != NOPORTARCINST && (pi->conarcinst->userbits&ISNEGATED) != 0) in sim_verwritecell()
H A Dsimsilos.c811 if ((ai->userbits&ISNEGATED) == 0) return(FALSE); in sim_silnegated()
H A Dsim.cpp2447 if (((INTBIG)(ai->userbits&ISNEGATED)) != (sim_modifyarcbits&ISNEGATED)) in sim_newvariable()
/dports/cad/electric/electric-7.00/src/usr/
H A Dusrcomcd.c1750 if ((bits1&ISNEGATED) != 0) in us_create()
1752 if ((bits1&REVERSEEND) == 0) bits2 &= ~ISNEGATED; else in us_create()
1753 bits1 &= ~ISNEGATED; in us_create()
1903 if ((bits1&ISNEGATED) != 0) in us_create()
1905 if ((bits1&REVERSEEND) == 0) bits2 &= ~ISNEGATED; else in us_create()
1906 bits1 &= ~ISNEGATED; in us_create()
1931 bits2 &= ~ISNEGATED; in us_create()
2498 ai->userbits &= (FIXED|FIXANG|ISNEGATED|NOEXTEND|NOTEND0|NOTEND1|REVERSEEND|CANTSLIDE); in us_debug()
H A Dusrnet.c4832 if ((ai->userbits&ISNEGATED) == 0) affected++; in us_modarcbits()
4833 newvalue = ai->userbits | ISNEGATED; in us_modarcbits()
4848 if ((ai->userbits&ISNEGATED) != 0) affected++; in us_modarcbits()
4919 if ((ai->userbits&ISNEGATED) != 0) newvalue = ai->userbits & ~ISNEGATED; else in us_modarcbits()
4920 newvalue = ai->userbits | ISNEGATED; in us_modarcbits()
4922 if ((newvalue&ISNEGATED) != 0) in us_modarcbits()
5022 if ((protobits&WANTNEGATED) != 0) bits |= ISNEGATED; in us_makearcuserbits()
6088 if ((re->bits&(ISDIRECTIONAL|ISNEGATED|NOTEND0|NOTEND1|REVERSEEND)) != 0) in us_erasepassthru()
6103 if ((re->reconar[0]->userbits&ISNEGATED) != 0 && in us_erasepassthru()
6104 (re->reconar[1]->userbits&ISNEGATED) != 0) re->bits &= ~ISNEGATED; in us_erasepassthru()
[all …]
H A Dusrarc.c1656 if ((bits1&ISNEGATED) != 0) in us_breakarcinsertnode()
1658 if ((bits1&REVERSEEND) == 0) bits2 &= ~ISNEGATED; else in us_breakarcinsertnode()
1659 bits1 &= ~ISNEGATED; in us_breakarcinsertnode()
H A Dusrstatus.c1163 {ISNEGATED, -1, N_("negated")}, in us_printarctoolinfo()
H A Dusrcomrs.c2741 if ((ai->userbits&ISNEGATED) != 0) addstringtoinfstr(infstr, _("negated, ")); in us_show()
/dports/cad/electric/electric-7.00/src/tec/
H A Dtecschem.c2080 if ((ai->userbits&(ISNEGATED|NOTEND0)) == ISNEGATED) schpl->bubblebox = i++; in sch_intarcpolys()
2176 if ((ai->userbits&(ISNEGATED|NOTEND0)) == ISNEGATED) in sch_intshapearcpoly()
H A Dtecrcmos.c1081 if ((ai->userbits&ISNEGATED) != 0) tech_resetnegated(ai); in rcmos_intarcpolys()
H A Dtecmocmosold.c2019 if ((ai->userbits&ISNEGATED) != 0) tech_resetnegated(ai); in mocmosold_intarcpolys()
/dports/cad/electric/electric-7.00/src/cons/
H A Dconlay.c1304 if ((oldbits&ISNEGATED) != 0) oldbits &= ~ISNEGATED; in cla_domovearcinst()
/dports/cad/electric/electric-7.00/src/rout/
H A Droutmaze.c1164 if ((bits1&ISNEGATED) != 0) in ro_mazefindport()
1166 if ((bits1&REVERSEEND) == 0) bits2 &= ~ISNEGATED; else in ro_mazefindport()
1167 bits1 &= ~ISNEGATED; in ro_mazefindport()
/dports/cad/electric/electric-7.00/src/io/
H A Diosuei.c1791 ai->userbits |= ISNEGATED; in io_sueplacewires()
1795 ai->userbits |= ISNEGATED | REVERSEEND; in io_sueplacewires()
H A Dioedifi.c5032 if ((bits1&ISNEGATED) != 0)
5034 if ((bits1&REVERSEEND) == 0) bits2 &= ~ISNEGATED; else
5035 bits1 &= ~ISNEGATED;
H A Dio.c1709 if ((ai->userbits&ISNEGATED) != 0) in io_fixnewlib()
1719 ai->userbits |= ISNEGATED; in io_fixnewlib()
/dports/cad/electric/electric-7.00/src/db/
H A Ddbnoproto.c2762 if ((i&ISNEGATED) != 0) i &= ~ISNEGATED; in replacenodeinst()
H A Ddbtech.c2065 if ((tech->userbits&NONEGATEDARCS) != 0 && (ai->userbits&ISNEGATED) != 0) in tech_arcpolys()
2076 (ai->userbits&(NOEXTEND|ISNEGATED|ISDIRECTIONAL|NOTEND0|NOTEND1)) == NOEXTEND) in tech_arcpolys()
H A Ddbtechi.c1751 ai->userbits &= ~ISNEGATED; in tech_resetnegated()
/dports/cad/electric/electric-7.00/src/misc/
H A Dlogeffort.cpp1752 if ((pi->conarcinst->userbits&ISNEGATED) != 0) in le_getgatetype()
/dports/cad/electric/electric-7.00/src/net/
H A Dnetflat.c1056 if ((ai->userbits&ISNEGATED) != 0) in net_getpnetandstate()
H A Dnetwork.cpp2798 if ((ai->userbits&ISNEGATED) != 0) in net_donconnect()
2894 if ((oai->userbits&ISNEGATED) != 0) in net_donconnect()
5049 if ((ai->userbits&ISNEGATED) != 0) in NetCellConns()
/dports/cad/electric/electric-7.00/src/include/
H A Dglobal.h839 #define ISNEGATED 01000000 /* set if tail end is negated */ macro

12