| /dports/security/clamav-lts/clamav-0.103.5/libclamav/c++/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 207 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
1555 InOp = GetPromotedInteger(InOp); in WidenVecRes_BIT_CONVERT()
1569 InOp = GetWidenedVector(InOp); in WidenVecRes_BIT_CONVERT()
1695 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
1725 InOp = GetWidenedVector(InOp); in WidenVecRes_CONVERT_RNDSAT()
1793 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
1802 return InOp; in WidenVecRes_EXTRACT_SUBVECTOR()
1840 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
2033 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
2087 InOp = GetWidenedVector(InOp); in WidenVecOp_CONCAT_VECTORS()
[all …]
|
| H A D | LegalizeTypesGeneric.cpp | 39 SDValue InOp = N->getOperand(0); in ExpandRes_BIT_CONVERT() local
40 EVT InVT = InOp.getValueType(); in ExpandRes_BIT_CONVERT()
52 SplitInteger(GetSoftenedFloat(InOp), Lo, Hi); in ExpandRes_BIT_CONVERT()
59 GetExpandedOp(InOp, Lo, Hi); in ExpandRes_BIT_CONVERT()
64 GetSplitVector(InOp, Lo, Hi); in ExpandRes_BIT_CONVERT()
72 SplitInteger(BitConvertToInteger(GetScalarizedVector(InOp)), Lo, Hi); in ExpandRes_BIT_CONVERT()
78 InOp = GetWidenedVector(InOp); in ExpandRes_BIT_CONVERT()
81 Lo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, in ExpandRes_BIT_CONVERT()
83 Hi = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, in ExpandRes_BIT_CONVERT()
99 SDValue CastInOp = DAG.getNode(ISD::BIT_CONVERT, dl, NVT, InOp); in ExpandRes_BIT_CONVERT()
[all …]
|
| /dports/devel/llvm70/llvm-7.0.1.src/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 188 return InOp;
305 return InOp;
2652 InOp = GetWidenedVector(InOp);
2772 InOp = GetPromotedInteger(InOp);
2787 InOp = GetWidenedVector(InOp);
2914 InOp = GetWidenedVector(InOp);
2935 InOp = GetWidenedVector(InOp);
2970 InOp.getValueType(), InOp,
3461 InOp = GetWidenedVector(InOp);
3531 InOp = GetWidenedVector(InOp);
[all …]
|
| /dports/devel/llvm80/llvm-8.0.1.src/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 262 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
379 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
2946 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3064 InOp = GetPromotedInteger(InOp); in WidenVecRes_BITCAST()
3079 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3204 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3225 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3260 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
3743 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
3813 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/net/cloudquery/cloudquery-0.16.0/vendor/github.com/doug-martin/goqu/v9/exp/ |
| H A D | bool.go | 71 return NewBooleanExpression(InOp, lhs, vals[0])
73 return NewBooleanExpression(InOp, lhs, vals)
163 op = InOp
168 op = InOp
170 op = InOp
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 306 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
420 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3355 InOp = ZExtPromotedInteger(InOp); in WidenVecRes_Convert()
3481 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3611 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3745 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3765 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3798 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4398 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4467 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 300 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
414 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3388 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3537 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3662 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3682 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3689 return InOp; in WidenVecRes_EXTRACT_SUBVECTOR()
3715 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4312 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4381 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/devel/llvm10/llvm-10.0.1.src/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 293 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
410 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3357 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3503 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3628 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3649 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3656 return InOp; in WidenVecRes_EXTRACT_SUBVECTOR()
3684 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4270 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4340 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 300 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
414 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3393 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3542 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3676 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3696 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3703 return InOp; in WidenVecRes_EXTRACT_SUBVECTOR()
3729 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4326 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4395 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 293 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
410 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3357 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3503 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3628 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3649 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3656 return InOp; in WidenVecRes_EXTRACT_SUBVECTOR()
3684 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4270 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4340 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 293 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
410 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3357 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3503 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3628 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3649 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3656 return InOp; in WidenVecRes_EXTRACT_SUBVECTOR()
3684 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4270 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4340 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/devel/llvm90/llvm-9.0.1.src/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 311 return InOp; in ScalarizeVecRes_BUILD_VECTOR()
440 return InOp; in ScalarizeVecRes_SCALAR_TO_VECTOR()
3323 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTEND_VECTOR_INREG()
3441 InOp = GetPromotedInteger(InOp); in WidenVecRes_BITCAST()
3456 InOp = GetWidenedVector(InOp); in WidenVecRes_BITCAST()
3581 InOp = GetWidenedVector(InOp); in WidenVecRes_CONCAT_VECTORS()
3602 InOp = GetWidenedVector(InOp); in WidenVecRes_EXTRACT_SUBVECTOR()
3637 InOp.getValueType(), InOp, in WidenVecRes_INSERT_VECTOR_ELT()
4149 InOp = GetWidenedVector(InOp); in WidenVecOp_EXTEND()
4219 InOp = GetWidenedVector(InOp); in WidenVecOp_Convert()
[all …]
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in test_sympyissue_4661()
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in test_sympyissue_4661()
104 replaceRegisterUsage(I, OutOp, InOp); in test_sympyissue_4661()
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/llvm10/llvm-10.0.1.src/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|
| /dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXProxyRegErasure.cpp | 96 auto &InOp = *MI.uses().begin(); in replaceMachineInstructionUsage() local
99 assert(InOp.isReg() && "ProxyReg input operand should be a register."); in replaceMachineInstructionUsage()
104 replaceRegisterUsage(I, OutOp, InOp); in replaceMachineInstructionUsage()
|