/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/ |
H A D | m32r-desc.h | 142 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 282 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { (1<<MACH_BASE) } } }, 368 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | m32r-desc.h | 144 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 282 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { (1<<MACH_BASE) } } }, 368 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | m32r-desc.h | 144 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 282 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { (1<<MACH_BASE) } } }, 368 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/ |
H A D | m32r-desc.h | 154 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 282 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 368 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/ |
H A D | m32r-desc.h | 148 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 273 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 351 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | m32r-desc.h | 153 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 274 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 352 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/ |
H A D | m32r-desc.h | 148 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 273 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 351 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/ |
H A D | m32r-desc.h | 148 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 273 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 351 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | m32r-desc.h | 153 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 274 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 352 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/gdb761/gdb-7.6.1/opcodes/ |
H A D | m32r-desc.h | 148 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 273 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 351 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | m32r-desc.h | 153 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 274 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 352 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | m32r-desc.h | 153 , M32R_F_SIMM16, M32R_F_SHIFT_OP2, M32R_F_UIMM3, M32R_F_UIMM4 enumerator
|
H A D | m32r-desc.c | 274 { M32R_F_UIMM3, "f-uimm3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } }, 352 { 0, { (const PTR) &m32r_cgen_ifld_table[M32R_F_UIMM3] } },
|