Home
last modified time | relevance | path

Searched refs:MAX_GSL_IDX (Results 1 – 25 of 57) sorted by relevance

123

/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/drivers/ram/stm32mp1/
H A Dstm32mp1_tuning.c26 #define MAX_GSL_IDX 5 macro
1234 [MAX_GSL_IDX + 1] in set_midpoint_read_dqs_gating()
1247 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in set_midpoint_read_dqs_gating()
1351 u8 dqs_gating[NUM_BYTES][MAX_GSL_IDX + 1][MAX_GPS_IDX + 1]; in read_dqs_gating()
1388 for (gsl_idx = 0; gsl_idx <= MAX_GSL_IDX; gsl_idx++) { in read_dqs_gating()

123