/dports/lang/gnat_util/gcc-6-20180516/gcc/ |
H A D | emit-rtl.h | 442 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 443 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 446 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 447 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 453 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 454 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 459 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 462 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 463 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 469 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc6-aux/gcc-6-20180516/gcc/ |
H A D | emit-rtl.h | 442 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 443 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 446 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 447 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 453 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 454 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 459 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 462 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 463 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 469 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/mlir/test/Dialect/Tensor/ |
H A D | bufferize.mlir | 6 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<f32> 7 // CHECK: %[[EXTENT:.*]] = memref.dim %[[MEMREF]], %[[INDEX]] : memref<f32> 16 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] 27 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<*xf32> 38 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<2xf32> 50 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<?xf32> 62 // CHECK: %[[MEMREF:.*]] = memref.alloc() 64 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 66 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] 67 // CHECK: %[[RET:.*]] = memref.tensor_load %[[MEMREF]] [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/mlir/test/Dialect/Tensor/ |
H A D | bufferize.mlir | 6 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<f32> 7 // CHECK: %[[EXTENT:.*]] = memref.dim %[[MEMREF]], %[[INDEX]] : memref<f32> 16 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] 27 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<*xf32> 38 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<2xf32> 50 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<?xf32> 62 // CHECK: %[[MEMREF:.*]] = memref.alloc() 64 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 66 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] 67 // CHECK: %[[RET:.*]] = memref.tensor_load %[[MEMREF]] [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/mlir/test/Dialect/Tensor/ |
H A D | bufferize.mlir | 6 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<f32> 7 // CHECK: %[[EXTENT:.*]] = memref.dim %[[MEMREF]], %[[INDEX]] : memref<f32> 16 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] 27 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<*xf32> 38 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<2xf32> 50 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<?xf32> 62 // CHECK: %[[MEMREF:.*]] = memref.alloc() 64 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 66 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] 67 // CHECK: %[[RET:.*]] = memref.tensor_load %[[MEMREF]] [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/mlir/test/Dialect/Tensor/ |
H A D | bufferize.mlir | 6 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<f32> 7 // CHECK: %[[EXTENT:.*]] = memref.dim %[[MEMREF]], %[[INDEX]] : memref<f32> 16 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] 27 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<*xf32> 38 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<2xf32> 50 // CHECK: %[[MEMREF:.*]] = memref.buffer_cast %[[TENSOR]] : memref<?xf32> 62 // CHECK: %[[MEMREF:.*]] = memref.alloc() 64 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 66 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] 67 // CHECK: %[[RET:.*]] = memref.tensor_load %[[MEMREF]] [all …]
|
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/ |
H A D | emit-rtl.h | 459 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 460 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 463 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 470 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 471 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 476 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 479 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 480 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 486 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/ |
H A D | emit-rtl.h | 459 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 460 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 463 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 470 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 471 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 476 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 479 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 480 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 486 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/avr-gcc/gcc-10.2.0/gcc/ |
H A D | emit-rtl.h | 469 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 470 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 473 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 474 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 480 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 481 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 486 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 489 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 490 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 496 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/ |
H A D | emit-rtl.h | 472 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 473 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 476 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 477 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 483 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 484 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 489 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 492 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 493 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 499 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/ |
H A D | emit-rtl.h | 459 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 460 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 463 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 470 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 471 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 476 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 479 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 480 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 486 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/ |
H A D | emit-rtl.h | 459 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 460 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 463 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 470 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 471 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 476 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 479 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 480 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 486 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/ |
H A D | emit-rtl.h | 459 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 460 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 463 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 470 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 471 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 476 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 479 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 480 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 486 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc9-aux/gcc-9.1.0/gcc/ |
H A D | emit-rtl.h | 460 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 461 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 464 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 465 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 471 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 472 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 477 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 480 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 481 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 487 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc10/gcc-10.3.0/gcc/ |
H A D | emit-rtl.h | 472 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 473 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 476 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 477 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 483 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 484 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 489 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 492 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 493 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 499 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc9-devel/gcc-9-20211007/gcc/ |
H A D | emit-rtl.h | 463 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 467 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 468 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 474 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 475 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 480 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 483 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 484 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 490 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc8/gcc-8.5.0/gcc/ |
H A D | emit-rtl.h | 462 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 463 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 466 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 467 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 473 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 474 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 479 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 482 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 483 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 489 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc9/gcc-9.4.0/gcc/ |
H A D | emit-rtl.h | 463 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 464 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 467 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 468 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 474 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 475 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 480 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 483 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 484 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 490 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/mlir/test/Dialect/Tensor/ |
H A D | bufferize.mlir | 5 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] 16 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] : memref<*xf32> 27 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] : memref<2xf32> 40 // CHECK: %[[RET:.*]] = load %[[MEMREF]][%[[IDX]]] : memref<?xf32> 51 // CHECK: %[[MEMREF:.*]] = alloc() 53 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 55 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] 56 // CHECK: %[[RET:.*]] = tensor_load %[[MEMREF]] 71 // CHECK: store %[[ELEM]], %[[MEMREF]][%[[I]]] : memref<?xindex> 74 // CHECK: %[[RET:.*]] = tensor_load %[[MEMREF]] : memref<?xindex> [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/mlir/test/Dialect/Standard/ |
H A D | bufferize.mlir | 6 // CHECK: %[[MEMREF:.*]] = alloc(%[[DYNAMIC_EXTENT]]) : memref<?xindex> 11 // CHECK: store %[[ELEM]], %[[MEMREF]][%[[I]]] : memref<?xindex> 14 // CHECK: %[[RET:.*]] = tensor_load %[[MEMREF]] : memref<?xindex> 40 // CHECK: %[[RET:.*]] = tensor_load %[[MEMREF]] : memref<16x?xindex> 55 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] : memref<?xf32> 56 // CHECK: %[[RET:.*]] = load %[[MEMREF]][%[[IDX]]] : memref<?xf32> 80 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] 114 // CHECK: %[[MEMREF:.*]] = alloc() 116 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 118 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/mlir/test/Dialect/Tensor/ |
H A D | bufferize.mlir | 5 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] 16 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] : memref<*xf32> 27 // CHECK: %[[MEMREF:.*]] = tensor_to_memref %[[TENSOR]] : memref<2xf32> 40 // CHECK: %[[RET:.*]] = load %[[MEMREF]][%[[IDX]]] : memref<?xf32> 51 // CHECK: %[[MEMREF:.*]] = alloc() 53 // CHECK: store %[[ELEM0]], %[[MEMREF]][%[[C0]]] 55 // CHECK: store %[[ELEM1]], %[[MEMREF]][%[[C1]]] 56 // CHECK: %[[RET:.*]] = tensor_load %[[MEMREF]] 71 // CHECK: store %[[ELEM]], %[[MEMREF]][%[[I]]] : memref<?xindex> 74 // CHECK: %[[RET:.*]] = tensor_load %[[MEMREF]] : memref<?xindex> [all …]
|
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/ |
H A D | emit-rtl.h | 484 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 485 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 488 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 489 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 495 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 496 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 501 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 504 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 505 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 511 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/ |
H A D | emit-rtl.h | 484 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 485 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 488 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 489 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 495 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 496 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 501 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 504 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 505 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 511 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/lang/gcc11/gcc-11.2.0/gcc/ |
H A D | emit-rtl.h | 484 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 485 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 488 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 489 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 495 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 496 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 501 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 504 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 505 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 511 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/ |
H A D | emit-rtl.h | 484 #define adjust_address(MEMREF, MODE, OFFSET) \ argument 485 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 0, 0) 488 #define adjust_address_nv(MEMREF, MODE, OFFSET) \ argument 489 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 0, 0) 495 #define adjust_bitfield_address(MEMREF, MODE, OFFSET) \ argument 496 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, 0) 501 adjust_address_1 (MEMREF, MODE, OFFSET, 1, 1, 1, SIZE) 504 #define adjust_bitfield_address_nv(MEMREF, MODE, OFFSET) \ argument 505 adjust_address_1 (MEMREF, MODE, OFFSET, 0, 1, 1, 0) 511 adjust_automodify_address_1 (MEMREF, MODE, ADDR, OFFSET, 1) [all …]
|