Home
last modified time | relevance | path

Searched refs:MII_DM9161_INTR (Results 1 – 25 of 143) sorted by relevance

123456

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/phy/
H A Ddavicom.c37 #define MII_DM9161_INTR 0x15 macro
66 int err = phy_read(phydev, MII_DM9161_INTR); in dm9161_ack_interrupt()
76 temp = phy_read(phydev, MII_DM9161_INTR); in dm9161_config_intr()
87 err = phy_write(phydev, MII_DM9161_INTR, temp); in dm9161_config_intr()
90 err = phy_write(phydev, MII_DM9161_INTR, temp); in dm9161_config_intr()
104 irq_status = phy_read(phydev, MII_DM9161_INTR); in dm9161_handle_interrupt()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/phy/
H A Ddavicom.c37 #define MII_DM9161_INTR 0x15 macro
66 int err = phy_read(phydev, MII_DM9161_INTR); in dm9161_ack_interrupt()
76 temp = phy_read(phydev, MII_DM9161_INTR); in dm9161_config_intr()
87 err = phy_write(phydev, MII_DM9161_INTR, temp); in dm9161_config_intr()
90 err = phy_write(phydev, MII_DM9161_INTR, temp); in dm9161_config_intr()
104 irq_status = phy_read(phydev, MII_DM9161_INTR); in dm9161_handle_interrupt()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/phy/
H A Ddavicom.c37 #define MII_DM9161_INTR 0x15 macro
66 int err = phy_read(phydev, MII_DM9161_INTR); in dm9161_ack_interrupt()
76 temp = phy_read(phydev, MII_DM9161_INTR); in dm9161_config_intr()
87 err = phy_write(phydev, MII_DM9161_INTR, temp); in dm9161_config_intr()
90 err = phy_write(phydev, MII_DM9161_INTR, temp); in dm9161_config_intr()
104 irq_status = phy_read(phydev, MII_DM9161_INTR); in dm9161_handle_interrupt()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/qe/
H A Duec_phy.h87 #define MII_DM9161_INTR 0x15 macro

123456