/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/ethernet/marvell/mvpp2/ |
H A D | mvpp2_prs.c | 924 mvpp2_prs_sram_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_proto() 933 mvpp2_prs_tcam_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_proto() 934 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_proto() 1005 mvpp2_prs_sram_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_cast() 1006 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_cast() 1011 mvpp2_prs_tcam_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_cast() 1770 mvpp2_prs_sram_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_init() 1774 mvpp2_prs_tcam_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_init() 1775 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_init() 1791 mvpp2_prs_sram_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_init() [all …]
|
H A D | mvpp2_prs.h | 231 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/ethernet/marvell/mvpp2/ |
H A D | mvpp2_prs.c | 924 mvpp2_prs_sram_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_proto() 933 mvpp2_prs_tcam_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_proto() 934 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_proto() 1005 mvpp2_prs_sram_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_cast() 1006 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_cast() 1011 mvpp2_prs_tcam_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_cast() 1770 mvpp2_prs_sram_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_init() 1774 mvpp2_prs_tcam_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_init() 1775 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_init() 1791 mvpp2_prs_sram_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_init() [all …]
|
H A D | mvpp2_prs.h | 231 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/ethernet/marvell/mvpp2/ |
H A D | mvpp2_prs.c | 924 mvpp2_prs_sram_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_proto() 933 mvpp2_prs_tcam_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_proto() 934 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_proto() 1005 mvpp2_prs_sram_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_cast() 1006 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_cast() 1011 mvpp2_prs_tcam_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_cast() 1770 mvpp2_prs_sram_ai_update(&pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_init() 1774 mvpp2_prs_tcam_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_init() 1775 MVPP2_PRS_IPV4_DIP_AI_BIT); in mvpp2_prs_ip4_init() 1791 mvpp2_prs_sram_ai_update(&pe, MVPP2_PRS_IPV4_DIP_AI_BIT, in mvpp2_prs_ip4_init() [all …]
|
H A D | mvpp2_prs.h | 231 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Marvell/Drivers/Net/Pp2Dxe/ |
H A D | Mvpp2Lib.c | 1201 Mvpp2PrsSramAiUpdate (&Pe, MVPP2_PRS_IPV4_DIP_AI_BIT, MVPP2_PRS_IPV4_DIP_AI_BIT); in Mvpp2PrsIp4Proto() 1205 Mvpp2PrsTcamAiUpdate (&Pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in Mvpp2PrsIp4Proto() 1278 Mvpp2PrsTcamAiUpdate (&Pe, MVPP2_PRS_IPV4_DIP_AI_BIT, MVPP2_PRS_IPV4_DIP_AI_BIT); in Mvpp2PrsIp4Cast() 2030 Mvpp2PrsSramAiUpdate (&Pe, MVPP2_PRS_IPV4_DIP_AI_BIT, MVPP2_PRS_IPV4_DIP_AI_BIT); in Mvpp2PrsIp4Init() 2033 Mvpp2PrsTcamAiUpdate (&Pe, 0, MVPP2_PRS_IPV4_DIP_AI_BIT); in Mvpp2PrsIp4Init() 2052 Mvpp2PrsTcamAiUpdate (&Pe, MVPP2_PRS_IPV4_DIP_AI_BIT, MVPP2_PRS_IPV4_DIP_AI_BIT); in Mvpp2PrsIp4Init()
|
H A D | Mvpp2LibHw.h | 1772 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 818 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 818 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 818 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 810 #define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0) macro
|