/dports/devel/llvm80/llvm-8.0.1.src/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 6167 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 6174 switch (N0Opcode) { in visitXOR() 6199 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 6202 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 6211 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 6214 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 6229 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 6245 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 6253 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 6254 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm10/llvm-10.0.1.src/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7066 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7073 switch (N0Opcode) { in visitXOR() 7098 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7101 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7110 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7113 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7145 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7161 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7169 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7170 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7059 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7066 switch (N0Opcode) { in visitXOR() 7091 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7094 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7103 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7106 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7138 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7154 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7162 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7163 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7066 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7073 switch (N0Opcode) { in visitXOR() 7098 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7101 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7110 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7113 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7145 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7161 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7169 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7170 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm90/llvm-9.0.1.src/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 6928 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 6935 switch (N0Opcode) { in visitXOR() 6960 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 6963 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 6972 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 6975 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7000 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7016 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7024 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7025 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7566 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7574 switch (N0Opcode) { in visitXOR() 7614 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7617 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7626 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7629 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7661 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7677 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7685 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7686 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7412 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7420 switch (N0Opcode) { in visitXOR() 7460 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7463 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7472 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7475 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7507 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7523 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7531 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7532 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7798 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7806 switch (N0Opcode) { in visitXOR() 7846 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7849 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7858 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7861 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7893 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7909 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7917 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7918 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7604 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7612 switch (N0Opcode) { in visitXOR() 7652 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7655 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7664 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7667 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7699 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7715 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7723 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7724 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm11/llvm-11.0.1.src/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7319 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7327 switch (N0Opcode) { in visitXOR() 7367 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7370 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7379 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7382 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7414 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7430 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7438 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7439 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7798 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7806 switch (N0Opcode) { in visitXOR() 7846 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7849 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7858 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7861 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7893 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7909 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7917 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7918 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7798 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7806 switch (N0Opcode) { in visitXOR() 7846 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7849 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7858 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7861 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7893 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7909 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7917 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7918 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7604 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7612 switch (N0Opcode) { in visitXOR() 7652 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7655 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7664 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7667 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7699 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7715 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7723 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7724 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7798 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7806 switch (N0Opcode) { in visitXOR() 7846 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7849 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7858 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7861 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7893 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7909 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7917 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7918 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7798 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7806 switch (N0Opcode) { in visitXOR() 7846 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7849 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7858 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7861 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7893 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7909 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7917 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7918 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 7817 unsigned N0Opcode = N0.getOpcode(); in visitXOR() local 7825 switch (N0Opcode) { in visitXOR() 7865 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7868 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7877 (N0Opcode == ISD::OR || N0Opcode == ISD::AND)) { in visitXOR() 7880 unsigned NewOpcode = N0Opcode == ISD::AND ? ISD::OR : ISD::AND; in visitXOR() 7912 if ((N0Opcode == ISD::SRL || N0Opcode == ISD::SHL) && N0.hasOneUse()) { in visitXOR() 7928 return DAG.getNode(N0Opcode, DL, VT, Not, N0.getOperand(1)); in visitXOR() 7936 SDValue A = N0Opcode == ISD::ADD ? N0 : N1; in visitXOR() 7937 SDValue S = N0Opcode == ISD::SRA ? N0 : N1; in visitXOR() [all …]
|