/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Marvell/Drivers/Net/Pp2Dxe/ |
H A D | Mvpp2LibHw.h | 996 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << NETC_GIG_RX_DATA_SAMPLE_OFFSET) macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 458 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3606 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3609 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 458 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3606 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3609 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 458 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3606 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3609 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/net/ |
H A D | mvpp2.c | 458 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3606 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3609 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/net/ |
H A D | mvpp2.c | 467 #define NETC_GIG_RX_DATA_SAMPLE_MASK (0x1 << \ macro 3665 reg &= ~NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing() 3668 val &= NETC_GIG_RX_DATA_SAMPLE_MASK; in gop_netc_sample_stages_timing()
|