Home
last modified time | relevance | path

Searched refs:NMMU_XLAT_CTL_PTCR (Results 1 – 7 of 7) sorted by relevance

/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/skiboot/core/
H A Dcpu.c1413 #define NMMU_XLAT_CTL_PTCR 0xb macro
1419 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()
/dports/emulators/qemu60/qemu-6.0.0/roms/skiboot/core/
H A Dcpu.c1604 #define NMMU_XLAT_CTL_PTCR 0xb macro
1610 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()
/dports/emulators/qemu5/qemu-5.2.0/roms/skiboot/core/
H A Dcpu.c1604 #define NMMU_XLAT_CTL_PTCR 0xb macro
1610 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()
/dports/emulators/qemu42/qemu-4.2.1/roms/skiboot/core/
H A Dcpu.c1604 #define NMMU_XLAT_CTL_PTCR 0xb macro
1610 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/skiboot/core/
H A Dcpu.c1604 #define NMMU_XLAT_CTL_PTCR 0xb macro
1610 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/skiboot/core/
H A Dcpu.c1604 #define NMMU_XLAT_CTL_PTCR 0xb macro
1610 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()
/dports/emulators/qemu/qemu-6.2.0/roms/skiboot/core/
H A Dcpu.c1689 #define NMMU_XLAT_CTL_PTCR 0xb macro
1695 return xscom_write(chip_id, nmmu_base_addr + NMMU_XLAT_CTL_PTCR, ptcr); in nmmu_set_ptcr()