/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/arch/arm/mach-omap2/omap4/ |
H A D | boot.c | 77 mode[i] = readb((u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode() 87 writeb(0, (u8 *)(OMAP44XX_SAR_RAM_BASE + OMAP_REBOOT_REASON_OFFSET)); in omap_reboot_mode_clear() 97 writeb(mode[i], (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store() 100 writeb('\0', (u8 *)(OMAP44XX_SAR_RAM_BASE + in omap_reboot_mode_store()
|