Home
last modified time | relevance | path

Searched refs:OPMODE_OUT (Results 1 – 1 of 1) sorted by relevance

/dports/cad/yosys/yosys-yosys-0.12/techlibs/xilinx/
H A Dcells_sim.v2722 wire signed [7:0] OPMODE_OUT; net
2918 assign B1_IN = OPMODE_OUT[4] ? PREADDER : B0_OUT;
2929 case (OPMODE_OUT[1:0])
2939 case (OPMODE_OUT[3:2])
3011 wire [6:0] OPMODE_OUT; net
3129 case (OPMODE_OUT[1:0])
3135 case (OPMODE_OUT[1:0])
3144 case (OPMODE_OUT[3:2])
3154 case (OPMODE_OUT[6:4])
3164 if (OPMODE_OUT[1:0] == 2'b10)
[all …]