Home
last modified time | relevance | path

Searched refs:PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT (Results 1 – 21 of 21) sorted by relevance

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h6979 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x0000001a macro
H A Dbif_4_1_sh_mask.h3130 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
H A Dbif_5_0_sh_mask.h10862 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
H A Dbif_5_1_sh_mask.h4084 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h6979 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x0000001a macro
H A Dbif_4_1_sh_mask.h3130 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
H A Dbif_5_0_sh_mask.h10862 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
H A Dbif_5_1_sh_mask.h4084 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h6979 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x0000001a macro
H A Dbif_4_1_sh_mask.h3130 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
H A Dbif_5_0_sh_mask.h10862 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
H A Dbif_5_1_sh_mask.h4084 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h42957 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
H A Dnbio_2_3_sh_mask.h54105 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
H A Dnbio_6_1_sh_mask.h38314 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h42957 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
H A Dnbio_2_3_sh_mask.h54105 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
H A Dnbio_6_1_sh_mask.h38314 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h42957 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
H A Dnbio_2_3_sh_mask.h54105 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro
H A Dnbio_6_1_sh_mask.h38314 #define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT macro