Home
last modified time | relevance | path

Searched refs:RK3308_CPUCLK_RATE (Results 1 – 25 of 60) sorted by relevance

123

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/rockchip/
H A Dclk-rk3308.c92 RK3308_CPUCLK_RATE(1608000000, 1, 7),
93 RK3308_CPUCLK_RATE(1512000000, 1, 7),
94 RK3308_CPUCLK_RATE(1488000000, 1, 5),
95 RK3308_CPUCLK_RATE(1416000000, 1, 5),
101 RK3308_CPUCLK_RATE(912000000, 1, 5),
102 RK3308_CPUCLK_RATE(816000000, 1, 3),
103 RK3308_CPUCLK_RATE(696000000, 1, 3),
104 RK3308_CPUCLK_RATE(600000000, 1, 3),
105 RK3308_CPUCLK_RATE(408000000, 1, 1),
106 RK3308_CPUCLK_RATE(312000000, 1, 1),
[all …]
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/rockchip/
H A Dclk-rk3308.c92 RK3308_CPUCLK_RATE(1608000000, 1, 7),
93 RK3308_CPUCLK_RATE(1512000000, 1, 7),
94 RK3308_CPUCLK_RATE(1488000000, 1, 5),
95 RK3308_CPUCLK_RATE(1416000000, 1, 5),
101 RK3308_CPUCLK_RATE(912000000, 1, 5),
102 RK3308_CPUCLK_RATE(816000000, 1, 3),
103 RK3308_CPUCLK_RATE(696000000, 1, 3),
104 RK3308_CPUCLK_RATE(600000000, 1, 3),
105 RK3308_CPUCLK_RATE(408000000, 1, 1),
106 RK3308_CPUCLK_RATE(312000000, 1, 1),
[all …]
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/rockchip/
H A Dclk-rk3308.c92 RK3308_CPUCLK_RATE(1608000000, 1, 7),
93 RK3308_CPUCLK_RATE(1512000000, 1, 7),
94 RK3308_CPUCLK_RATE(1488000000, 1, 5),
95 RK3308_CPUCLK_RATE(1416000000, 1, 5),
101 RK3308_CPUCLK_RATE(912000000, 1, 5),
102 RK3308_CPUCLK_RATE(816000000, 1, 3),
103 RK3308_CPUCLK_RATE(696000000, 1, 3),
104 RK3308_CPUCLK_RATE(600000000, 1, 3),
105 RK3308_CPUCLK_RATE(408000000, 1, 1),
106 RK3308_CPUCLK_RATE(312000000, 1, 1),
[all …]
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/clk/rockchip/
H A Dclk_rk3308.c35 #define RK3308_CPUCLK_RATE(_rate, _aclk_div, _pclk_div) \ macro
51 RK3308_CPUCLK_RATE(1200000000, 1, 5),
52 RK3308_CPUCLK_RATE(1008000000, 1, 5),
53 RK3308_CPUCLK_RATE(816000000, 1, 3),
54 RK3308_CPUCLK_RATE(600000000, 1, 3),
55 RK3308_CPUCLK_RATE(408000000, 1, 1),

123