| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ |
| H A D | ResetSystemLib.c | 56 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
74 IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A); in WaitForRTCUpdate()
78 IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A); in WaitForRTCUpdate()
84 IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A); in WaitForRTCUpdate()
89 IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A); in WaitForRTCUpdate()
|
| /dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/EmbeddedPkg/Library/HalRuntimeServicesExampleLib/ |
| H A D | Rtc.c | 43 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
387 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
390 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
785 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in LibRtcInitialize()
|
| /dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/Vlv2TbltDevicePkg/PlatformSmm/ |
| H A D | SmmPlatform.h | 117 #define RTC_ADDRESS_REGISTER_A 0x0A
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Platform/Intel/Vlv2TbltDevicePkg/PlatformDxe/ |
| H A D | PlatformDxe.h | 67 #define RTC_ADDRESS_REGISTER_A 0x0A macro
|
| /dports/emulators/qemu60/qemu-6.0.0/roms/edk2/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/emulators/qemu42/qemu-4.2.1/roms/edk2/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/emulators/qemu/qemu-6.2.0/roms/edk2/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/emulators/qemu-utils/qemu-4.2.1/roms/edk2/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/emulators/qemu5/qemu-5.2.0/roms/edk2/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/sysutils/uefi-edk2-qemu/edk2-edk2-stable201911/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 60 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 123 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
929 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
932 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 226 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
1049 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
1052 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/edk2/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 128 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
951 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
954 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/sysutils/edk2/edk2-edk2-stable202102/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/ |
| H A D | PcRtc.h | 57 #define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7] macro
|
| H A D | PcRtc.c | 226 RtcWrite (RTC_ADDRESS_REGISTER_A, RegisterA.Data); in PcRtcInit()
1049 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
1052 RegisterA.Data = RtcRead (RTC_ADDRESS_REGISTER_A); in RtcWaitToUpdate()
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Platform/Intel/Vlv2TbltDevicePkg/PlatformSmm/ |
| H A D | SmmPlatform.h | 99 #define RTC_ADDRESS_REGISTER_A 0x0A macro
|