Home
last modified time | relevance | path

Searched refs:RX_CPU_BASE (Results 1 – 15 of 15) sorted by relevance

/dports/sysutils/syslinux/syslinux-6.03/gpxe/src/drivers/net/
H A Dtg3.h1109 #define RX_CPU_BASE 0x00005000 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/ethernet/broadcom/
H A Dtg3.c3600 int rc = tg3_pause_cpu(tp, RX_CPU_BASE); in tg3_rxcpu_pause()
3602 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff); in tg3_rxcpu_pause()
3603 tw32_f(RX_CPU_BASE + CPU_MODE, CPU_MODE_HALT); in tg3_rxcpu_pause()
3625 tg3_resume_cpu(tp, RX_CPU_BASE); in tg3_rxcpu_resume()
3641 if (cpu_base == RX_CPU_BASE) { in tg3_halt_cpu()
3794 err = tg3_load_firmware_cpu(tp, RX_CPU_BASE, in tg3_load_5701_a0_firmware_fix()
3812 tr32(RX_CPU_BASE + CPU_PC), in tg3_load_5701_a0_firmware_fix()
3915 cpu_base = RX_CPU_BASE; in tg3_load_tso_firmware()
4254 tg3_halt_cpu(tp, RX_CPU_BASE); in tg3_power_down_prepare()
9242 tg3_halt_cpu(tp, RX_CPU_BASE); in tg3_chip_reset()
[all …]
H A Dtg3.h1528 #define RX_CPU_BASE 0x00005000 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/ethernet/broadcom/
H A Dtg3.c3600 int rc = tg3_pause_cpu(tp, RX_CPU_BASE); in tg3_rxcpu_pause()
3602 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff); in tg3_rxcpu_pause()
3603 tw32_f(RX_CPU_BASE + CPU_MODE, CPU_MODE_HALT); in tg3_rxcpu_pause()
3625 tg3_resume_cpu(tp, RX_CPU_BASE); in tg3_rxcpu_resume()
3641 if (cpu_base == RX_CPU_BASE) { in tg3_halt_cpu()
3794 err = tg3_load_firmware_cpu(tp, RX_CPU_BASE, in tg3_load_5701_a0_firmware_fix()
3812 tr32(RX_CPU_BASE + CPU_PC), in tg3_load_5701_a0_firmware_fix()
3915 cpu_base = RX_CPU_BASE; in tg3_load_tso_firmware()
4254 tg3_halt_cpu(tp, RX_CPU_BASE); in tg3_power_down_prepare()
9242 tg3_halt_cpu(tp, RX_CPU_BASE); in tg3_chip_reset()
[all …]
H A Dtg3.h1528 #define RX_CPU_BASE 0x00005000 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/ethernet/broadcom/
H A Dtg3.c3600 int rc = tg3_pause_cpu(tp, RX_CPU_BASE); in tg3_rxcpu_pause()
3602 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff); in tg3_rxcpu_pause()
3603 tw32_f(RX_CPU_BASE + CPU_MODE, CPU_MODE_HALT); in tg3_rxcpu_pause()
3625 tg3_resume_cpu(tp, RX_CPU_BASE); in tg3_rxcpu_resume()
3641 if (cpu_base == RX_CPU_BASE) { in tg3_halt_cpu()
3794 err = tg3_load_firmware_cpu(tp, RX_CPU_BASE, in tg3_load_5701_a0_firmware_fix()
3812 tr32(RX_CPU_BASE + CPU_PC), in tg3_load_5701_a0_firmware_fix()
3915 cpu_base = RX_CPU_BASE; in tg3_load_tso_firmware()
4254 tg3_halt_cpu(tp, RX_CPU_BASE); in tg3_power_down_prepare()
9242 tg3_halt_cpu(tp, RX_CPU_BASE); in tg3_chip_reset()
[all …]
H A Dtg3.h1528 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu42/qemu-4.2.1/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1587 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu5/qemu-5.2.0/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro
/dports/net/ipxe/ipxe-2265a65/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu/qemu-6.2.0/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro
/dports/emulators/qemu60/qemu-6.0.0/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h1600 #define RX_CPU_BASE 0x00005000 macro