Searched refs:RiscV32 (Results 1 – 7 of 7) sorted by relevance
/dports/devel/racer/racer-2.1.48/cargo-crates/rustc-ap-rustc_target-718.0.0/src/asm/ |
H A D | mod.rs | 178 RiscV32, enumerator 197 "riscv32" => Ok(Self::RiscV32), in from_str() 280 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 466 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 626 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in allocatable_registers()
|
/dports/devel/racer/racer-2.1.48/cargo-crates/rustc-ap-rustc_target-722.0.0/src/asm/ |
H A D | mod.rs | 177 RiscV32, enumerator 198 "riscv32" => Ok(Self::RiscV32), in from_str() 286 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 483 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 647 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in allocatable_registers()
|
/dports/lang/rust/rustc-1.58.1-src/vendor/rustc-ap-rustc_target/src/asm/ |
H A D | mod.rs | 177 RiscV32, enumerator 198 "riscv32" => Ok(Self::RiscV32), in from_str() 286 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 483 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 647 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in allocatable_registers()
|
/dports/lang/rust/rustc-1.58.1-src/compiler/rustc_target/src/asm/ |
H A D | mod.rs | 181 RiscV32, enumerator 205 "riscv32" => Ok(Self::RiscV32), in from_str() 302 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 521 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in parse() 697 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in allocatable_registers() 797 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => match name { in parse()
|
/dports/devel/sentry-cli/sentry-cli-1.71.0/cargo-crates/pdb-0.7.0/src/ |
H A D | dbi.rs | 286 RiscV32 = 0x5032, enumerator 327 MachineType::RiscV32 => write!(f, "RiscV32"), in fmt() 360 0x5032 => MachineType::RiscV32, in from()
|
/dports/lang/rust/rustc-1.58.1-src/compiler/rustc_ast_lowering/src/ |
H A D | asm.rs | 31 | asm::InlineAsmArch::RiscV32 in lower_inline_asm()
|
/dports/lang/rust/rustc-1.58.1-src/compiler/rustc_codegen_llvm/src/ |
H A D | asm.rs | 309 InlineAsmArch::RiscV32 | InlineAsmArch::RiscV64 => { in codegen_inline_asm()
|