Home
last modified time | relevance | path

Searched refs:SI_REV_ID (Results 1 – 25 of 28) sorted by relevance

12

/dports/devel/intel-graphics-compiler/intel-graphics-compiler-igc-1.0.9636/skuwa/
H A Dipvc_rev_id.h15 #define PVC_GT_REV_ID_COMPUTETILE_A0 SI_REV_ID(0,0)
16 #define PVC_GT_REV_ID_COMPUTETILE_A0P SI_REV_ID(0,0)
17 #define PVC_GT_REV_ID_COMPUTETILE_XTA0 SI_REV_ID(3,3)
18 #define PVC_GT_REV_ID_COMPUTETILE_XTB0 SI_REV_ID(5,5)
20 #define PVC_GT_REV_ID_BASEDIE_A0 SI_REV_ID(0,0)
21 #define PVC_GT_REV_ID_BASEDIE_B0 SI_REV_ID(3,3)
H A Diicl_lp_sw_wa.c11 #define ICL_LP_REV_ID_A0 SI_REV_ID(0,0)
12 #define ICL_LP_REV_ID_A2 SI_REV_ID(1,1)
13 #define ICL_LP_REV_ID_B0 SI_REV_ID(3,3)
14 #define ICL_LP_REV_ID_B2 SI_REV_ID(4,4)
15 #define ICL_LP_REV_ID_C0 SI_REV_ID(5,5)
H A Diicl_lp_hw_wa.c13 #define ICL_LP_REV_ID_A0 SI_REV_ID(0,0)
14 #define ICL_LP_REV_ID_A2 SI_REV_ID(1,1)
15 #define ICL_LP_REV_ID_B0 SI_REV_ID(3,3)
16 #define ICL_LP_REV_ID_B2 SI_REV_ID(4,4)
17 #define ICL_LP_REV_ID_C0 SI_REV_ID(5,5)
H A Dipvc_xt_rev_id.h15 #define PVC_XT_GT_REV_ID_COMPUTETILE_A0 SI_REV_ID(3,3)
16 #define PVC_XT_GT_REV_ID_COMPUTETILE_B0 SI_REV_ID(5,5)
18 #define PVC_XT_GT_REV_ID_BASEDIE_A0 SI_REV_ID(0,0)
19 #define PVC_XT_GT_REV_ID_BASEDIE_B0 SI_REV_ID(3,3)
H A Dwa_def.h26 #define BXT_REV_ID_A0 SI_REV_ID(0,2)
27 #define BXT_REV_ID_B0 SI_REV_ID(3,3)
28 #define BXT_REV_ID_B0_PRIME SI_REV_ID(6,6)
29 #define BXT_REV_ID_B1 SI_REV_ID(4,4)
30 #define BXT_REV_ID_B1_PRIME SI_REV_ID(7,7)
31 #define BXT_REV_ID_BX SI_REV_ID(5,5)
32 #define BXT_REV_ID_BX_PRIME SI_REV_ID(8,8)
33 #define BXT_REV_ID_C0 SI_REV_ID(9,9)
34 #define BXT_REV_ID_CX_B1 SI_REV_ID(10,10) //PRQ Candidate- APL
35 #define BXT_REV_ID_CX_B2 SI_REV_ID(11,11)
[all …]
H A Diehl_hw_wa.c13 #define EHL_REV_ID_A0 SI_REV_ID(0,0)
14 #define EHL_REV_ID_A1 SI_REV_ID(0,0)
15 #define EHL_REV_ID_B0 SI_REV_ID(3,3) //placeholder until stepping value is decided
16 #define EHL_REV_ID_C0 SI_REV_ID(6,6) //placeholder until stepping value is decided
H A Dijsl_hw_wa.c13 #define JSL_REV_ID_A0 SI_REV_ID(0,0)
14 #define JSL_REV_ID_A1 SI_REV_ID(0,0)
15 #define JSL_REV_ID_B0 SI_REV_ID(3,3) //placeholder until stepping value is decided
16 #define JSL_REV_ID_C0 SI_REV_ID(6,6) //placeholder until stepping value is decided
H A Diadls_rev_id.h11 #define ADLS_GT_REV_ID_A0 SI_REV_ID(0,0)
12 #define ADLS_GT_REV_ID_B0 SI_REV_ID(4,4)
13 #define ADLS_GT_REV_ID_C0 SI_REV_ID(8,8)
H A Diadlp_rev_id.h12 #define ADLP_GT_REV_ID_A0 SI_REV_ID(0,0)
13 #define ADLP_GT_REV_ID_B0 SI_REV_ID(4,4)
14 #define ADLP_GT_REV_ID_C0 SI_REV_ID(8,8)
H A Didg2_rev_id.h15 #define DG2_GT_REV_ID_A0 SI_REV_ID(0,0)
16 #define DG2_GT_REV_ID_B0 SI_REV_ID(4,4)
17 #define DG2_GT_REV_ID_C0 SI_REV_ID(8,8)
H A Dikbl_wa.c16 #define KBL_REV_ID_A0 SI_REV_ID(0,0)
17 #define KBL_REV_ID_B0 SI_REV_ID(1,1)
18 #define KBL_REV_ID_C0 SI_REV_ID(2,2)
19 #define KBL_REV_ID_D0 SI_REV_ID(3,3)
20 #define KBL_REV_ID_F0 SI_REV_ID(4,4)
21 #define KBL_REV_ID_C1 SI_REV_ID(5,5)
22 #define KBL_REV_ID_D1 SI_REV_ID(6,6)
23 #define KBL_REV_ID_H0 SI_REV_ID(7,7)
24 #define KBL_REV_ID_E0 SI_REV_ID(8,8)
26 #define KBL_PCH_SPT_A0_REV_ID SI_REV_ID(0,0)
[all …]
H A Dirkl_rev_id.h11 #define RKL_GT_REV_ID_A0 SI_REV_ID(0,0)
12 #define RKL_GT_REV_ID_C0 SI_REV_ID(4,4) //placeholder until stepping value is decided
H A Didg1_sw_wa.c11 #define DG1_REV_ID_A0 SI_REV_ID(0,0)
12 #define DG1_REV_ID_B0 SI_REV_ID(1,1)
H A Ditgl_lp_sw_wa.c11 #define TGL_REV_ID_A0 SI_REV_ID(0,0)
12 #define TGL_REV_ID_B0 SI_REV_ID(3,3)
H A Diehl_sw_wa.c11 #define EHL_REV_ID_A0 SI_REV_ID(0,0)
12 #define EHL_REV_ID_B0 SI_REV_ID(1,1)
H A Dijsl_sw_wa.c11 #define JSL_REV_ID_A0 SI_REV_ID(0,0)
12 #define JSL_REV_ID_B0 SI_REV_ID(1,1)
H A Diicl_hw_wa.c13 #define ICL_REV_ID_A0 SI_REV_ID(0,0)
14 #define ICL_REV_ID_B0 SI_REV_ID(3,3) //placeholder until stepping value is decided
H A Dilkf_hw_wa.c13 #define LKF_REV_ID_A0 SI_REV_ID(0,0)
14 #define LKF_REV_ID_B0 SI_REV_ID(3,3) //placeholder until stepping value is decided
H A Didg1_hw_wa.c11 #define DG1_REV_ID_A0 SI_REV_ID(0,0)
12 #define DG1_REV_ID_B0 SI_REV_ID(1,1)
H A Ditgl_lp_hw_wa.c13 #define TGL_LP_REV_ID_A0 SI_REV_ID(0,0)
14 #define TGL_LP_REV_ID_B0 SI_REV_ID(3,3) //placeholder until stepping value is decided
H A Diglk_wa.c11 #define GLK_REV_ID_A0 SI_REV_ID(0,0)
12 #define GLK_REV_ID_A1 SI_REV_ID(1,1)
13 #define GLK_REV_ID_A2 SI_REV_ID(2,2)
14 #define GLK_REV_ID_B0 SI_REV_ID(3,3)
H A Dixehp_sdv_sw_wa.c11 #define XE_HP_SDV_GT_REV_ID_A0 SI_REV_ID(0,0)
H A Dilkf_sw_wa.c11 #define LKF_REV_ID_A0 SI_REV_ID(0,0)
H A Dixehp_sdv_hw_wa.c11 #define XE_HP_SDV_GT_REV_ID_A0 SI_REV_ID(0,0)
H A Diicl_sw_wa.c11 #define ICL_REV_ID_A0 SI_REV_ID(0,0)

12