/dports/games/vavoom/vavoom-1.33/source/ |
H A D | r_tex_png.cpp | 109 vint32 SOffset = 0; in Create() local 118 Strm.SerialiseBigEndian(&SOffset, 4); in Create() 120 if (SOffset < -32768 || SOffset > 32767) in Create() 123 *W_LumpName(LumpNum), SOffset, SOffset); in Create() 124 SOffset = 0; in Create() 140 return new VPngTexture(LumpNum, Width, Height, SOffset, TOffset); in Create() 158 SOffset = ASOffset; in VPngTexture()
|
H A D | r_tex_imgz.cpp | 66 vuint16 SOffset; in Create() local 76 Strm << Width << Height << SOffset << TOffset; in Create() 77 return new VImgzTexture(LumpNum, Width, Height, SOffset, TOffset); in Create() 96 SOffset = ASOffset; in VImgzTexture() 138 SOffset = Streamer<vint16>(*Strm); in GetPixels()
|
H A D | r_tex_patch.cpp | 67 int SOffset = Streamer<vint16>(Strm); in Create() local 109 return new VPatchTexture(LumpNum, Width, Height, SOffset, TOffset); in Create() 128 SOffset = ASOffset; in VPatchTexture() 173 SOffset = 0; in GetPixels() 183 SOffset = Streamer<vint16>(*Strm); in GetPixels()
|
H A D | r_tex_raw.cpp | 67 vint16 SOffset; in Create() local 71 Strm << Width << Height << SOffset << TOffset; in Create()
|
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 144 SDValue &SOffset, 1001 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1143 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffen() 1173 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1180 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1206 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffset() 1313 return SelectMUBUFConstant(Offset, SOffset, ImmOffset); in SelectMUBUFIntrinsicOffset() 1337 SelectMUBUFConstant(N1, SOffset, ImmOffset)) { in SelectMUBUFIntrinsicVOffset() 1343 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUFIntrinsicVOffset() 1782 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 515 assert((SOffset->isReg() && in resolveFrameIndex() 516 SOffset->getReg() == in resolveFrameIndex() 518 (SOffset->isImm() && SOffset->getImm() == 0)); in resolveFrameIndex() 787 SOffset = MCRegister(); in buildSpillLoadStore() 800 if (!SOffset) { in buildSpillLoadStore() 810 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 816 if (!SOffset) in buildSpillLoadStore() 928 .addReg(SOffset) in buildSpillLoadStore() 1612 assert((SOffset.isReg() && in eliminateFrameIndex() 1614 (SOffset.isImm() && SOffset.getImm() == 0)); in eliminateFrameIndex() [all …]
|
/dports/devel/flatbuffers/flatbuffers-2.0.0/swift/Sources/FlatBuffers/ |
H A D | Constants.swift | 30 public typealias SOffset = Int32 typealias 33 public let FlatBufferMaxSize = UInt32.max << ((MemoryLayout<SOffset>.size * 8 - 1) - 1)
|
/dports/www/grafana8/grafana-8.3.6/vendor/github.com/google/flatbuffers/swift/Sources/FlatBuffers/ |
H A D | Constants.swift | 30 public typealias SOffset = Int32 typealias 33 public let FlatBufferMaxSize = UInt32.max << ((MemoryLayout<SOffset>.size * 8 - 1) - 1)
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/flatbuffers/src/swift/Sources/FlatBuffers/ |
H A D | Constants.swift | 14 public typealias SOffset = Int32 typealias 17 public let FlatBufferMaxSize = UInt32.max << ((MemoryLayout<SOffset>.size * 8 - 1) - 1)
|
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 121 SDValue &SOffset, SDValue &Offset, SDValue &Offen, 1008 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1071 SOffset = in SelectMUBUF() 1167 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffen() 1197 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1204 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1212 SDValue &SOffset, in SelectMUBUFScratchOffset() argument 1230 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffset() 1715 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local 1733 SDValue SRsrc, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 745 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 764 SOffset = MCRegister(); in buildSpillLoadStore() 776 if (!SOffset) { in buildSpillLoadStore() 786 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 792 if (!SOffset) in buildSpillLoadStore() 866 .addReg(SOffset) in buildSpillLoadStore() 1422 assert((SOffset.isReg() && in eliminateFrameIndex() 1424 (SOffset.isImm() && SOffset.getImm() == 0)); in eliminateFrameIndex() 1425 if (SOffset.isReg()) { in eliminateFrameIndex() 1427 SOffset.ChangeToImmediate(0); in eliminateFrameIndex() [all …]
|
H A D | AMDGPUISelDAGToDAG.cpp | 209 SDValue &SOffset, SDValue &Offset, SDValue &Offen, 1339 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1402 SOffset = in SelectMUBUF() 1501 SOffset = isStackPtrRelative(PtrInfo) in SelectMUBUFScratchOffen() 1534 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1541 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1549 SDValue &SOffset, in SelectMUBUFScratchOffset() argument 1565 SOffset = isStackPtrRelative(PtrInfo) in SelectMUBUFScratchOffset() 2220 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local 2238 SDValue SRsrc, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 745 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 764 SOffset = MCRegister(); in buildSpillLoadStore() 776 if (!SOffset) { in buildSpillLoadStore() 786 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 792 if (!SOffset) in buildSpillLoadStore() 866 .addReg(SOffset) in buildSpillLoadStore() 1422 assert((SOffset.isReg() && in eliminateFrameIndex() 1424 (SOffset.isImm() && SOffset.getImm() == 0)); in eliminateFrameIndex() 1425 if (SOffset.isReg()) { in eliminateFrameIndex() 1427 SOffset.ChangeToImmediate(0); in eliminateFrameIndex() [all …]
|
H A D | AMDGPUISelDAGToDAG.cpp | 209 SDValue &SOffset, SDValue &Offset, SDValue &Offen, 1339 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1402 SOffset = in SelectMUBUF() 1501 SOffset = isStackPtrRelative(PtrInfo) in SelectMUBUFScratchOffen() 1534 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1541 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1549 SDValue &SOffset, in SelectMUBUFScratchOffset() argument 1565 SOffset = isStackPtrRelative(PtrInfo) in SelectMUBUFScratchOffset() 2220 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local 2238 SDValue SRsrc, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 512 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 798 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 830 SOffset = MCRegister(); in buildSpillLoadStore() 843 if (!SOffset) { in buildSpillLoadStore() 853 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 859 if (!SOffset) in buildSpillLoadStore() 874 if (IsFlat && SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 986 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 990 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1018 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 512 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 798 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 830 SOffset = MCRegister(); in buildSpillLoadStore() 843 if (!SOffset) { in buildSpillLoadStore() 853 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 859 if (!SOffset) in buildSpillLoadStore() 874 if (IsFlat && SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 986 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 990 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1018 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 770 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 1057 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 1091 SOffset = MCRegister(); in buildSpillLoadStore() 1106 SOffset = Reg; in buildSpillLoadStore() 1112 if (!SOffset) { in buildSpillLoadStore() 1122 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 1128 if (!SOffset) in buildSpillLoadStore() 1254 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 1258 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1284 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 770 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 1057 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 1091 SOffset = MCRegister(); in buildSpillLoadStore() 1106 SOffset = Reg; in buildSpillLoadStore() 1112 if (!SOffset) { in buildSpillLoadStore() 1122 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 1128 if (!SOffset) in buildSpillLoadStore() 1254 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 1258 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1284 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 770 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 1057 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 1091 SOffset = MCRegister(); in buildSpillLoadStore() 1106 SOffset = Reg; in buildSpillLoadStore() 1112 if (!SOffset) { in buildSpillLoadStore() 1122 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 1128 if (!SOffset) in buildSpillLoadStore() 1254 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 1258 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1284 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 770 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 1065 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 1099 SOffset = MCRegister(); in buildSpillLoadStore() 1114 SOffset = Reg; in buildSpillLoadStore() 1120 if (!SOffset) { in buildSpillLoadStore() 1130 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 1136 if (!SOffset) in buildSpillLoadStore() 1268 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 1272 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1298 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 770 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 1057 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 1091 SOffset = MCRegister(); in buildSpillLoadStore() 1106 SOffset = Reg; in buildSpillLoadStore() 1112 if (!SOffset) { in buildSpillLoadStore() 1122 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 1128 if (!SOffset) in buildSpillLoadStore() 1254 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 1258 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1284 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 770 assert(SOffset->isImm() && SOffset->getImm() == 0); in resolveFrameIndex() 1057 MCRegister SOffset = ScratchOffsetReg; in buildSpillLoadStore() local 1091 SOffset = MCRegister(); in buildSpillLoadStore() 1106 SOffset = Reg; in buildSpillLoadStore() 1112 if (!SOffset) { in buildSpillLoadStore() 1122 SOffset = ScratchOffsetReg; in buildSpillLoadStore() 1128 if (!SOffset) in buildSpillLoadStore() 1254 if (SOffset == AMDGPU::NoRegister) { in buildSpillLoadStore() 1258 MIB.addReg(SOffset, SOffsetRegState); in buildSpillLoadStore() 1284 .addReg(SOffset) in buildSpillLoadStore() [all …]
|
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 187 SDValue &SOffset, SDValue &Offset, SDValue &Offen, 1328 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1391 SOffset = in SelectMUBUF() 1488 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffen() 1518 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1525 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1533 SDValue &SOffset, in SelectMUBUFScratchOffset() argument 1551 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffset() 2028 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local 2046 SDValue SRsrc, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 209 SDValue &SOffset, SDValue &Offset, SDValue &Offen, 1362 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1425 SOffset = in SelectMUBUF() 1522 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffen() 1552 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1559 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1567 SDValue &SOffset, in SelectMUBUFScratchOffset() argument 1585 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffset() 2164 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local 2182 SDValue SRsrc, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelDAGToDAG.cpp | 209 SDValue &SOffset, SDValue &Offset, SDValue &Offen, 1362 SOffset = CurDAG->getTargetConstant(0, DL, MVT::i32); in SelectMUBUF() 1425 SOffset = in SelectMUBUF() 1522 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffen() 1552 std::tie(VAddr, SOffset) = foldFrameIndex(N0); in SelectMUBUFScratchOffen() 1559 std::tie(VAddr, SOffset) = foldFrameIndex(Addr); in SelectMUBUFScratchOffen() 1567 SDValue &SOffset, in SelectMUBUFScratchOffset() argument 1585 SOffset = CurDAG->getRegister(SOffsetReg, MVT::i32); in SelectMUBUFScratchOffset() 2164 SDValue SRsrc, VAddr, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local 2182 SDValue SRsrc, SOffset, Offset, SLC; in SelectATOMIC_CMP_SWAP() local [all …]
|