Home
last modified time | relevance | path

Searched refs:SPCR (Results 1 – 25 of 981) sorted by relevance

12345678910>>...40

/dports/devel/asl/asl-current/include/avr/
H A Dspi90.inc14 SPCR port 0x0d ; SPI Control Register
15 SPR0 avrbit SPCR,0 ; Clock Select
16 SPR1 avrbit SPCR,1
17 CPHA avrbit SPCR,2 ; Clock Phase
18 CPOL avrbit SPCR,3 ; Clock Polarity
19 MSTR avrbit SPCR,4 ; Master/Slave Selection
20 DORD avrbit SPCR,5 ; Bit Order
21 SPE avrbit SPCR,6 ; Enable SPI
22 SPIE avrbit SPCR,7 ; SPI Interrupt Enable
H A Dspim2c.inc14 SPCR port 0x2c ; SPI Control Register
15 SPR0 avrbit SPCR,0 ; Clock Select
16 SPR1 avrbit SPCR,1
17 CPHA avrbit SPCR,2 ; Clock phase
18 CPOL avrbit SPCR,3 ; Clock polarity
19 MSTR avrbit SPCR,4 ; Master/Slave Selection
20 DORD avrbit SPCR,5 ; Bit Order
21 SPE avrbit SPCR,6 ; Enable SPI
22 SPIE avrbit SPCR,7 ; SPI Interrupt Enable
H A Dregtn20.inc296 SPCR port 0x30 ; SPI Control Register
297 SPR0 avrbit SPCR,0 ; Clock Select
298 SPR1 avrbit SPCR,1
299 CPHA avrbit SPCR,2 ; Clock Phase
300 CPOL avrbit SPCR,3 ; Clock Polarity
301 MSTR avrbit SPCR,4 ; Master/Slave Selection
302 DORD avrbit SPCR,5 ; Bit Order
303 SPE avrbit SPCR,6 ; Enable SPI
304 SPIE avrbit SPCR,7 ; SPI Interrupt Enable
H A Dregtn40.inc309 SPCR port 0x30 ; SPI Control Register
310 SPR0 avrbit SPCR,0 ; Clock Select
311 SPR1 avrbit SPCR,1
312 CPHA avrbit SPCR,2 ; Clock Phase
313 CPOL avrbit SPCR,3 ; Clock Polarity
314 MSTR avrbit SPCR,4 ; Master/Slave Selection
315 DORD avrbit SPCR,5 ; Bit Order
316 SPE avrbit SPCR,6 ; Enable SPI
317 SPIE avrbit SPCR,7 ; SPI Interrupt Enable
H A Dregtn828.inc482 SPCR port 0x2c ; SPI Control Register
483 SPR0 avrbit SPCR,0 ; Clock Select
484 SPR1 avrbit SPCR,1
485 CPHA avrbit SPCR,2 ; Clock Phase
486 CPOL avrbit SPCR,3 ; Clock Polarity
487 MSTR avrbit SPCR,4 ; Master/Slave Selection
488 DORD avrbit SPCR,5 ; Bit Order
489 SPE avrbit SPCR,6 ; Enable SPI
490 SPIE avrbit SPCR,7 ; SPI Interrupt Enable
/dports/devel/arduino-core/Arduino-b439a77/hardware/arduino/avr/libraries/SPI/src/
H A DSPI.h203 SPCR = settings.spcr; in beginTransaction()
223 if (!(SPCR & _BV(DORD))) { in transfer16()
292 if (bitOrder == LSBFIRST) SPCR |= _BV(DORD); in setBitOrder()
293 else SPCR &= ~(_BV(DORD)); in setBitOrder()
298 SPCR = (SPCR & ~SPI_MODE_MASK) | dataMode; in setDataMode()
303 SPCR = (SPCR & ~SPI_CLOCK_MASK) | (clockDiv & SPI_CLOCK_MASK); in setClockDivider()
309 inline static void attachInterrupt() { SPCR |= _BV(SPIE); } in attachInterrupt()
310 inline static void detachInterrupt() { SPCR &= ~_BV(SPIE); } in detachInterrupt()
H A DSPI.cpp50 SPCR |= _BV(MSTR); in begin()
51 SPCR |= _BV(SPE); in begin()
74 SPCR &= ~_BV(SPE); in end()
/dports/devel/libpololu-avr/libpololu-avr-151002/src/OrangutanSPIMaster/
H A DOrangutanSPIMaster.cpp154 SPCR = (1<<SPE) | (1<<MSTR) | (options & ~3) | (speed_divider & 3); in init()
192 if ( !(SPCR & (1<<SPE)) ) in transmitAndDelay()
197 if (!(SPCR&(1<<MSTR))) in transmitAndDelay()
204 SPCR |= 1<<MSTR; in transmitAndDelay()
213 if (!(SPCR & (1<<MSTR))) in transmitAndDelay()
/dports/sysutils/edk2/edk2-platforms-89f6170d/Platform/ARM/JunoPkg/AcpiTables/
H A DSpcr.aslc2 * SPCR Table
24 /// SPCR Flow Control
59 #error Unsupported SPCR Baud Rate
/dports/sysutils/edk2/edk2-platforms-89f6170d/Features/Intel/OutOfBandManagement/SpcrFeaturePkg/
H A DReadme.md2 * **Feature Name:** Serial Port Console Redirection Table (SPCR)
7 * [Serial Port Console Redirection Table (SPCR)](https://docs.microsoft.com/en-us/windows-hardware/…
10 The SPCR feature provides the functionality that select a serial port device and fill its info to A…
36 Fill the serial port device info used for SPCR to ACPI table.
H A DSpcrFeaturePkg.dec2 …package provides advanced feature functionality about Serial Port Console Redirection Table (SPCR).
25 ## @libraryclass Provides an API for get SPCR device.
/dports/sysutils/edk2/edk2-platforms-89f6170d/Features/Intel/OutOfBandManagement/SpcrFeaturePkg/SpcrAcpiDxe/
H A DSpcrAcpiDxe.inf2 # SPCR is abbreviation of Serial Port Console Redirection Table (SPCR).
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/
H A DMiscConfig.uni18 #string STR_ENABLE_SPCR_TABLE #language en-US "Support SPCR"
19 #string STR_ENABLE_SPCR_HELP #language en-US "Enable or Disable SPCR Table."
/dports/emulators/qemu/qemu-6.2.0/roms/edk2/OvmfPkg/Bhyve/AcpiTables/
H A DSpcr.aslc12 EFI_ACPI_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE SPCR = {
62 return (VOID*)&SPCR;
/dports/emulators/qemu5/qemu-5.2.0/roms/edk2/OvmfPkg/Bhyve/AcpiTables/
H A DSpcr.aslc12 EFI_ACPI_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE SPCR = {
62 return (VOID*)&SPCR;
/dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/OvmfPkg/Bhyve/AcpiTables/
H A DSpcr.aslc12 EFI_ACPI_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE SPCR = {
62 return (VOID*)&SPCR;
/dports/sysutils/edk2/edk2-edk2-stable202102/OvmfPkg/Bhyve/AcpiTables/
H A DSpcr.aslc12 EFI_ACPI_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE SPCR = {
62 return (VOID*)&SPCR;
/dports/emulators/qemu60/qemu-6.0.0/roms/edk2/OvmfPkg/Bhyve/AcpiTables/
H A DSpcr.aslc12 EFI_ACPI_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE SPCR = {
62 return (VOID*)&SPCR;
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/avrlib/third_party/ff/
H A Dmmc.c28 #define FCLK_SLOW() SPCR = 0x52 /* Set slow clock (100k-400k) */
29 #define FCLK_FAST() SPCR = 0x50 /* Set fast clock (depends on the CSD) */
155 SPCR = 0x52; /* Enable SPI function in mode 0 */ in power_on()
165 SPCR = 0; /* Disable SPI function */ in power_off()
/dports/lang/sdcc/sdcc-4.0.0/device/include/hc08/
H A Dmc68hc908gp32.h196 _VOLDATA _UINT8 __at 0x10 SPCR; /* SPI Control Register */
197 #define SPRIE ((struct __hc08_bits *)(&SPCR))->bit7
198 #define DMAS ((struct __hc08_bits *)(&SPCR))->bit6
199 #define SPMSTR ((struct __hc08_bits *)(&SPCR))->bit5
200 #define CPOL ((struct __hc08_bits *)(&SPCR))->bit4
201 #define CPHA ((struct __hc08_bits *)(&SPCR))->bit3
202 #define SPWOM ((struct __hc08_bits *)(&SPCR))->bit2
203 #define SPE ((struct __hc08_bits *)(&SPCR))->bit1
204 #define SPTIE ((struct __hc08_bits *)(&SPCR))->bit0
H A Dmc68hc908apxx.h155 _VOLDATA _UINT8 __at 0x10 SPCR; /* SPI Control Register */
156 #define SPRIE ((struct __hc08_bits *)(&SPCR))->bit7
157 #define DMAS ((struct __hc08_bits *)(&SPCR))->bit6
158 #define SPMSTR ((struct __hc08_bits *)(&SPCR))->bit5
159 #define CPOL ((struct __hc08_bits *)(&SPCR))->bit4
160 #define CPHA ((struct __hc08_bits *)(&SPCR))->bit3
161 #define SPWOM ((struct __hc08_bits *)(&SPCR))->bit2
162 #define SPE ((struct __hc08_bits *)(&SPCR))->bit1
163 #define SPTIE ((struct __hc08_bits *)(&SPCR))->bit0
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/BhyvePkg/BhyveAcpiTables/
H A DSpcr.aslc18 EFI_ACPI_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE SPCR = {
68 return (VOID*)&SPCR;
/dports/sysutils/edk2/edk2-platforms-89f6170d/Platform/RaspberryPi/AcpiTables/
H A DSpcr.aslc2 * SPCR Table
63 #error Unsupported SPCR Baud Rate
/dports/textproc/linuxdoc-tools/linuxdoc-tools-0.9.82/sgmls-1.1/
H A Dlexcode.h9 #define SPCR 19 /* Space in use as SR8. */ macro
/dports/textproc/sgmls/sgmls/
H A Dlexcode.h10 #define SPCR 19 /* Space in use as SR8. */ macro

12345678910>>...40