Home
last modified time | relevance | path

Searched refs:SPD_SDRAM_TAC1_PULSE (Results 1 – 11 of 11) sorted by relevance

/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h36 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/EdkCompatibilityPkg/Foundation/Include/IndustryStandard/
H A DSdramSpd.h44 #define SPD_SDRAM_TAC1_PULSE 10 // access time for highest cas latency macro
/dports/emulators/qemu60/qemu-6.0.0/roms/edk2/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/emulators/qemu42/qemu-4.2.1/roms/edk2/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/emulators/qemu/qemu-6.2.0/roms/edk2/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/emulators/qemu5/qemu-5.2.0/roms/edk2/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/sysutils/uefi-edk2-qemu/edk2-edk2-stable201911/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/edk2/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/edk2/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro
/dports/sysutils/edk2/edk2-edk2-stable202102/MdePkg/Include/IndustryStandard/
H A DSdramSpd.h34 #define SPD_SDRAM_TAC1_PULSE 10 ///< access time for highest cas latency macro