Home
last modified time | relevance | path

Searched refs:SPI_CR1_CPOL_Msk (Results 1 – 12 of 12) sorted by relevance

/dports/security/py-pyvex/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5720 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
5721 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity …
/dports/devel/py-cle/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5720 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
5721 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity …
/dports/security/py-angr/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5720 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
5721 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity …
/dports/security/py-ailment/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5720 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
5721 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity …
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_g4xx/
H A Dstm32g431xx.h9410 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
9411 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32gbk1cb.h9382 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
9383 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32g441xx.h9641 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
9642 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32g471xx.h9849 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
9850 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32g473xx.h10623 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
10624 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32g483xx.h10854 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
10855 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32g474xx.h13985 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
13986 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …
H A Dstm32g484xx.h14216 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ macro
14217 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity …