Home
last modified time | relevance | path

Searched refs:SPRN_LDSTCR (Results 1 – 25 of 79) sorted by relevance

1234

/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/powerpc/platforms/powermac/
H A Dcache.S246 mfspr r6,SPRN_LDSTCR
252 mtspr SPRN_LDSTCR,r6
266 mtspr SPRN_LDSTCR,r6
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/powerpc/platforms/powermac/
H A Dcache.S246 mfspr r6,SPRN_LDSTCR
252 mtspr SPRN_LDSTCR,r6
266 mtspr SPRN_LDSTCR,r6
/dports/multimedia/libv4l/linux-5.13-rc2/arch/powerpc/platforms/powermac/
H A Dcache.S246 mfspr r6,SPRN_LDSTCR
252 mtspr SPRN_LDSTCR,r6
266 mtspr SPRN_LDSTCR,r6
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/powerpc/kernel/
H A Dcpu_setup_6xx.S361 mfspr r4,SPRN_LDSTCR
450 mtspr SPRN_LDSTCR,r4
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/powerpc/kernel/
H A Dcpu_setup_6xx.S361 mfspr r4,SPRN_LDSTCR
450 mtspr SPRN_LDSTCR,r4
/dports/multimedia/libv4l/linux-5.13-rc2/arch/powerpc/kernel/
H A Dcpu_setup_6xx.S361 mfspr r4,SPRN_LDSTCR
450 mtspr SPRN_LDSTCR,r4
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h309 #define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */ macro
649 #define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */

1234