Home
last modified time | relevance | path

Searched refs:SVGA_REG_SYNC (Results 1 – 25 of 30) sorted by relevance

12

/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm2/dist/drm/vmwgfx/
H A Dvmwgfx_fifo.c171 vmw_write(dev_priv, SVGA_REG_SYNC, reason); in vmw_fifo_ping_host()
184 vmw_write(dev_priv, SVGA_REG_SYNC, SVGA_SYNC_GENERIC); in vmw_fifo_release()
H A Dsvga_reg.h140 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_cmd.c170 vmw_write(dev_priv, SVGA_REG_SYNC, reason); in vmw_fifo_ping_host()
175 vmw_write(dev_priv, SVGA_REG_SYNC, SVGA_SYNC_GENERIC); in vmw_fifo_release()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_cmd.c170 vmw_write(dev_priv, SVGA_REG_SYNC, reason); in vmw_fifo_ping_host()
175 vmw_write(dev_priv, SVGA_REG_SYNC, SVGA_SYNC_GENERIC); in vmw_fifo_release()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_cmd.c170 vmw_write(dev_priv, SVGA_REG_SYNC, reason); in vmw_fifo_ping_host()
175 vmw_write(dev_priv, SVGA_REG_SYNC, SVGA_SYNC_GENERIC); in vmw_fifo_release()
/dports/x11-drivers/xf86-video-vmware/xf86-video-vmware-13.3.0/src/
H A Dsvga_reg.h144 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/emulators/qemu42/qemu-4.2.1/hw/display/
H A Dvmware_vga.c151 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
914 case SVGA_REG_SYNC: in vmsvga_value_read()
1034 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu/qemu-6.2.0/hw/display/
H A Dvmware_vga.c152 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
915 case SVGA_REG_SYNC: in vmsvga_value_read()
1039 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu60/qemu-6.0.0/hw/display/
H A Dvmware_vga.c152 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
915 case SVGA_REG_SYNC: in vmsvga_value_read()
1039 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/display/
H A Dvmware_vga.c148 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
911 case SVGA_REG_SYNC: in vmsvga_value_read()
1031 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu5/qemu-5.2.0/hw/display/
H A Dvmware_vga.c153 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
916 case SVGA_REG_SYNC: in vmsvga_value_read()
1040 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/display/
H A Dvmware_vga.c151 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
914 case SVGA_REG_SYNC: in vmsvga_value_read()
1034 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/display/
H A Dvmware_vga.c151 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
914 case SVGA_REG_SYNC: in vmsvga_value_read()
1034 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/display/
H A Dvmware_vga.c151 SVGA_REG_SYNC = 21, /* Write to force synchronization */
914 case SVGA_REG_SYNC:
1034 case SVGA_REG_SYNC:
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/display/
H A Dvmware_vga.c152 SVGA_REG_SYNC = 21, /* Write to force synchronization */ enumerator
915 case SVGA_REG_SYNC: in vmsvga_value_read()
1039 case SVGA_REG_SYNC: in vmsvga_value_write()
/dports/lang/clover/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/libosmesa/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-libs/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/gallium/drivers/svga/include/
H A Dsvga_reg.h151 SVGA_REG_SYNC = 21, /* See "FIFO Synchronization Registers" */ enumerator

12