Home
last modified time | relevance | path

Searched refs:VMAND_VL (Results 1 – 18 of 18) sorted by relevance

/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h241 VMAND_VL, enumerator
H A DRISCVInstrInfoVVLPatterns.td193 def riscv_vmand_vl : SDNode<"RISCVISD::VMAND_VL", SDT_RISCVMaskBinOp_VL, [SDNPCommutative]>;
H A DRISCVISelLowering.cpp2557 return lowerFixedLengthVectorLogicOpToRVV(Op, DAG, RISCVISD::VMAND_VL, in LowerOperation()
8435 NODE_NAME_CASE(VMAND_VL) in getTargetNodeName()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/RISCV/
H A DRISCVISelLowering.h241 VMAND_VL, enumerator
H A DRISCVInstrInfoVVLPatterns.td193 def riscv_vmand_vl : SDNode<"RISCVISD::VMAND_VL", SDT_RISCVMaskBinOp_VL, [SDNPCommutative]>;
H A DRISCVISelLowering.cpp2557 return lowerFixedLengthVectorLogicOpToRVV(Op, DAG, RISCVISD::VMAND_VL, in LowerOperation()
8435 NODE_NAME_CASE(VMAND_VL) in getTargetNodeName()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h241 VMAND_VL, enumerator
H A DRISCVInstrInfoVVLPatterns.td193 def riscv_vmand_vl : SDNode<"RISCVISD::VMAND_VL", SDT_RISCVMaskBinOp_VL, [SDNPCommutative]>;
H A DRISCVISelLowering.cpp2557 return lowerFixedLengthVectorLogicOpToRVV(Op, DAG, RISCVISD::VMAND_VL, in LowerOperation()
8435 NODE_NAME_CASE(VMAND_VL) in getTargetNodeName()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h248 VMAND_VL, enumerator
H A DRISCVInstrInfoVVLPatterns.td193 def riscv_vmand_vl : SDNode<"RISCVISD::VMAND_VL", SDT_RISCVMaskBinOp_VL, [SDNPCommutative]>;
H A DRISCVISelLowering.cpp2832 return lowerFixedLengthVectorLogicOpToRVV(Op, DAG, RISCVISD::VMAND_VL, in LowerOperation()
9230 NODE_NAME_CASE(VMAND_VL) in getTargetNodeName()
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h241 VMAND_VL, enumerator
H A DRISCVInstrInfoVVLPatterns.td193 def riscv_vmand_vl : SDNode<"RISCVISD::VMAND_VL", SDT_RISCVMaskBinOp_VL, [SDNPCommutative]>;
H A DRISCVISelLowering.cpp2557 return lowerFixedLengthVectorLogicOpToRVV(Op, DAG, RISCVISD::VMAND_VL, in LowerOperation()
8435 NODE_NAME_CASE(VMAND_VL) in getTargetNodeName()
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h241 VMAND_VL, in GetSymbolFromOperand()
H A DRISCVInstrInfoVVLPatterns.td193 def riscv_vmand_vl : SDNode<"RISCVISD::VMAND_VL", SDT_RISCVMaskBinOp_VL, [SDNPCommutative]>;
H A DRISCVISelLowering.cpp2557 return lowerFixedLengthVectorLogicOpToRVV(Op, DAG, RISCVISD::VMAND_VL, in LowerOperation()
8435 NODE_NAME_CASE(VMAND_VL) in getTargetNodeName()