Home
last modified time | relevance | path

Searched refs:VREF (Results 1 – 25 of 672) sorted by relevance

12345678910>>...27

/dports/devel/gitolite2/gitolite-2.3.1/t/
H A Dt14-vrefs-126 - VREF/COUNT/2 = @dev2
27 - VREF/COUNT/4 = @dev4
28 - VREF/COUNT/3/NEWFILES = u6
44 name "check VREF is not called for u1"
46 mv $GL_BINDIR/gl-VREF-COUNT ~
55 name "check VREF is called for u2"
63 mv ~/gl-VREF-COUNT $GL_BINDIR
78 git push u2:foo; !ok; /W VREF/COUNT/2 foo u2 DENIED by VREF/COUNT/2/
98 git push u4:foo; !ok; /W VREF/COUNT/4 foo u4 DENIED by VREF/COUNT/4/
123 git push u6:foo; !ok; /W VREF/COUNT/6 foo u6 DENIED by VREF/COUNT/6/
[all …]
H A Dt14-vrefs-227 RW+ VREF/COUNT/2/NO_SIGNOFF = @lead
28 - VREF/COUNT/2/NO_SIGNOFF = @all
30 - VREF/COUNT/10/NEWFILES = @junior_devs
32 - VREF/FILETYPE/AUTOGENERATED = @all
63 … push u2:foo; !ok; /W VREF/COUNT/2/NO_SIGNOFF foo u2 DENIED by VREF/COUNT/2/NO_SIGNOFF/
86 … push u4:foo; !ok; /W VREF/COUNT/2/NO_SIGNOFF foo u4 DENIED by VREF/COUNT/2/NO_SIGNOFF/
105 … push u4:foo; !ok; /W VREF/COUNT/10/NEWFILES foo u4 DENIED by VREF/COUNT/10/NEWFILES/
124 …push u4:foo; !ok; /W VREF/FILETYPE/AUTOGENERATED foo u4 DENIED by VREF/FILETYPE/AUTOGENE…
/dports/devel/gitolite2/gitolite-2.3.1/doc/
H A Dvirtual-refs.mkd10 Here's a teaser example for a better way. Copy `contrib/VREF/gl-VREF-COUNT`
23 repo; just copy `contrib/VREF/gl-VREF-DUPKEYS` to `src` and upgrade gitolite,
86 the VREF only in [deny][] rules.
99 `gl-VREF-FOO` in `$GL_BINDIR`.
113 * the VREF code is only called if there are any VREF rules for the user,
126 `$GL_BINDIR/gl-VREF-COUNT`.
165 `VREF/COUNT/3/NEWFILES`.
231 You can look at `contrib/VREF/gl-VREF-FILETYPE` to see how it handles the
240 Notes" section of `contrib/VREF/gl-VREF-EMAIL_CHECK`).
245 copied to `contrib/VREF/gl-VREF-EMAIL_CHECK` and it works, because VREFs get
[all …]
/dports/cad/lepton-eda/lepton-eda-1.9.17/symbols/sym/xilinx/
H A DXC2S200-5PQ208I.sym1474 I/O, VREF
1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1550 I/O, VREF
1574 I/O, VREF
1578 I/O, VREF
[all …]
H A DXC2S200-6PQ208C.sym1474 I/O, VREF
1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1550 I/O, VREF
1574 I/O, VREF
1578 I/O, VREF
[all …]
H A DXC2S200-5PQ208C.sym1474 I/O, VREF
1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1550 I/O, VREF
1574 I/O, VREF
1578 I/O, VREF
[all …]
H A DXC2S100-5PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S100-5PQ208I.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S100-6PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S150-5PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S150-5PQ208I.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S150-6PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
/dports/cad/geda/geda-gaf-1.8.2/symbols/xilinx/
H A DXC2S200-5PQ208I.sym1474 I/O, VREF
1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1550 I/O, VREF
1574 I/O, VREF
1578 I/O, VREF
[all …]
H A DXC2S200-5PQ208C.sym1474 I/O, VREF
1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1550 I/O, VREF
1574 I/O, VREF
1578 I/O, VREF
[all …]
H A DXC2S200-6PQ208C.sym1474 I/O, VREF
1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1550 I/O, VREF
1574 I/O, VREF
1578 I/O, VREF
[all …]
H A DXC2S100-5PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S100-5PQ208I.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S100-6PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S150-5PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S150-5PQ208I.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
H A DXC2S150-6PQ208C.sym1478 I/O, VREF
1480 I/O, VREF
1498 I/O, VREF
1522 I/O, VREF
1524 I/O, VREF
1544 I/O, VREF
1578 I/O, VREF
1584 I/O, VREF
1606 I/O, VREF
1628 I/O, VREF
[all …]
/dports/devel/gitolite/gitolite-3.6.12/src/VREF/
H A Drefex-expr41 RW+ VREF/NAME/Makefile = u3 u4 # line 4
42 - master and VREF/NAME/Makefile = u3 u4 # line 5
89 RW+ VREF/NAME/doc/ = u2
90 RW+ VREF/NAME/src/ = u2
91 - VREF/NAME/doc/ and VREF/NAME/src/ = u2
98 RW+ VREF/NAME/conf/ = u3
99 - VREF/NAME/conf/ -gt 2 = u3
/dports/devel/gitolite/gitolite-3.6.12/t/
H A Drefex-expr-test-229 RW+ VREF/NAME/doc/ = u2
30 RW+ VREF/NAME/src/ = u2
31 - VREF/NAME/doc/ and VREF/NAME/src/ = u2
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F30x_StdPeriph_Driver/inc/
H A Dstm32f30x_opamp.h194 #define IS_OPAMP_VREF(VREF) (((VREF) == OPAMP_Vref_3VDDA) || \ argument
195 ((VREF) == OPAMP_Vref_10VDDA) || \
196 ((VREF) == OPAMP_Vref_50VDDA) || \
197 ((VREF) == OPAMP_Vref_90VDDA))
/dports/cad/yosys/yosys-yosys-0.12/techlibs/greenpak4/
H A Dcells_sim_ams.v21 module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT); port
39 module GP_DAC(input[7:0] DIN, input wire VREF, output reg VOUT); port
87 parameter VREF = 0; constant

12345678910>>...27