/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
H A D | vegam_smumgr.c | 1212 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in vegam_populate_smc_vce_level() 1213 table->VceLevel[count].MinVoltage = 0; in vegam_populate_smc_vce_level() 1214 table->VceLevel[count].MinVoltage |= in vegam_populate_smc_vce_level() 1226 table->VceLevel[count].MinVoltage |= in vegam_populate_smc_vce_level() 1228 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in vegam_populate_smc_vce_level() 1232 table->VceLevel[count].Frequency, ÷rs); in vegam_populate_smc_vce_level() 1237 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in vegam_populate_smc_vce_level() 1239 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in vegam_populate_smc_vce_level() 1240 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in vegam_populate_smc_vce_level()
|
H A D | fiji_smumgr.c | 1433 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in fiji_populate_smc_vce_level() 1434 table->VceLevel[count].MinVoltage = 0; in fiji_populate_smc_vce_level() 1435 table->VceLevel[count].MinVoltage |= in fiji_populate_smc_vce_level() 1437 table->VceLevel[count].MinVoltage |= in fiji_populate_smc_vce_level() 1440 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in fiji_populate_smc_vce_level() 1444 table->VceLevel[count].Frequency, ÷rs); in fiji_populate_smc_vce_level() 1449 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in fiji_populate_smc_vce_level() 1451 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in fiji_populate_smc_vce_level() 1452 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in fiji_populate_smc_vce_level()
|
H A D | polaris10_smumgr.c | 1382 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in polaris10_populate_smc_vce_level() 1383 table->VceLevel[count].MinVoltage = 0; in polaris10_populate_smc_vce_level() 1384 table->VceLevel[count].MinVoltage |= in polaris10_populate_smc_vce_level() 1396 table->VceLevel[count].MinVoltage |= in polaris10_populate_smc_vce_level() 1398 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in polaris10_populate_smc_vce_level() 1402 table->VceLevel[count].Frequency, ÷rs); in polaris10_populate_smc_vce_level() 1407 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in polaris10_populate_smc_vce_level() 1409 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in polaris10_populate_smc_vce_level() 1410 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in polaris10_populate_smc_vce_level()
|
H A D | tonga_smumgr.c | 1384 table->VceLevel[count].Frequency = in tonga_populate_smc_vce_level() 1386 table->VceLevel[count].MinVoltage.Vddc = in tonga_populate_smc_vce_level() 1389 table->VceLevel[count].MinVoltage.VddGfx = in tonga_populate_smc_vce_level() 1393 table->VceLevel[count].MinVoltage.Vddci = in tonga_populate_smc_vce_level() 1396 table->VceLevel[count].MinVoltage.Phases = 1; in tonga_populate_smc_vce_level() 1400 table->VceLevel[count].Frequency, ÷rs); in tonga_populate_smc_vce_level() 1405 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in tonga_populate_smc_vce_level() 1407 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in tonga_populate_smc_vce_level()
|
H A D | ci_smumgr.c | 1571 table->VceLevel[count].Frequency = vce_table->entries[count].evclk; in ci_populate_smc_vce_level() 1572 table->VceLevel[count].MinVoltage = in ci_populate_smc_vce_level() 1574 table->VceLevel[count].MinPhases = 1; in ci_populate_smc_vce_level() 1577 table->VceLevel[count].Frequency, ÷rs); in ci_populate_smc_vce_level() 1582 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in ci_populate_smc_vce_level() 1584 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in ci_populate_smc_vce_level() 1585 CONVERT_FROM_HOST_TO_SMC_US(table->VceLevel[count].MinVoltage); in ci_populate_smc_vce_level()
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
H A D | vegam_smumgr.c | 1212 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in vegam_populate_smc_vce_level() 1213 table->VceLevel[count].MinVoltage = 0; in vegam_populate_smc_vce_level() 1214 table->VceLevel[count].MinVoltage |= in vegam_populate_smc_vce_level() 1226 table->VceLevel[count].MinVoltage |= in vegam_populate_smc_vce_level() 1228 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in vegam_populate_smc_vce_level() 1232 table->VceLevel[count].Frequency, ÷rs); in vegam_populate_smc_vce_level() 1237 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in vegam_populate_smc_vce_level() 1239 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in vegam_populate_smc_vce_level() 1240 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in vegam_populate_smc_vce_level()
|
H A D | fiji_smumgr.c | 1433 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in fiji_populate_smc_vce_level() 1434 table->VceLevel[count].MinVoltage = 0; in fiji_populate_smc_vce_level() 1435 table->VceLevel[count].MinVoltage |= in fiji_populate_smc_vce_level() 1437 table->VceLevel[count].MinVoltage |= in fiji_populate_smc_vce_level() 1440 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in fiji_populate_smc_vce_level() 1444 table->VceLevel[count].Frequency, ÷rs); in fiji_populate_smc_vce_level() 1449 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in fiji_populate_smc_vce_level() 1451 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in fiji_populate_smc_vce_level() 1452 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in fiji_populate_smc_vce_level()
|
H A D | polaris10_smumgr.c | 1382 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in polaris10_populate_smc_vce_level() 1383 table->VceLevel[count].MinVoltage = 0; in polaris10_populate_smc_vce_level() 1384 table->VceLevel[count].MinVoltage |= in polaris10_populate_smc_vce_level() 1396 table->VceLevel[count].MinVoltage |= in polaris10_populate_smc_vce_level() 1398 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in polaris10_populate_smc_vce_level() 1402 table->VceLevel[count].Frequency, ÷rs); in polaris10_populate_smc_vce_level() 1407 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in polaris10_populate_smc_vce_level() 1409 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in polaris10_populate_smc_vce_level() 1410 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in polaris10_populate_smc_vce_level()
|
H A D | tonga_smumgr.c | 1384 table->VceLevel[count].Frequency = in tonga_populate_smc_vce_level() 1386 table->VceLevel[count].MinVoltage.Vddc = in tonga_populate_smc_vce_level() 1389 table->VceLevel[count].MinVoltage.VddGfx = in tonga_populate_smc_vce_level() 1393 table->VceLevel[count].MinVoltage.Vddci = in tonga_populate_smc_vce_level() 1396 table->VceLevel[count].MinVoltage.Phases = 1; in tonga_populate_smc_vce_level() 1400 table->VceLevel[count].Frequency, ÷rs); in tonga_populate_smc_vce_level() 1405 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in tonga_populate_smc_vce_level() 1407 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in tonga_populate_smc_vce_level()
|
H A D | ci_smumgr.c | 1571 table->VceLevel[count].Frequency = vce_table->entries[count].evclk; in ci_populate_smc_vce_level() 1572 table->VceLevel[count].MinVoltage = in ci_populate_smc_vce_level() 1574 table->VceLevel[count].MinPhases = 1; in ci_populate_smc_vce_level() 1577 table->VceLevel[count].Frequency, ÷rs); in ci_populate_smc_vce_level() 1582 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in ci_populate_smc_vce_level() 1584 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in ci_populate_smc_vce_level() 1585 CONVERT_FROM_HOST_TO_SMC_US(table->VceLevel[count].MinVoltage); in ci_populate_smc_vce_level()
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
H A D | vegam_smumgr.c | 1212 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in vegam_populate_smc_vce_level() 1213 table->VceLevel[count].MinVoltage = 0; in vegam_populate_smc_vce_level() 1214 table->VceLevel[count].MinVoltage |= in vegam_populate_smc_vce_level() 1226 table->VceLevel[count].MinVoltage |= in vegam_populate_smc_vce_level() 1228 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in vegam_populate_smc_vce_level() 1232 table->VceLevel[count].Frequency, ÷rs); in vegam_populate_smc_vce_level() 1237 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in vegam_populate_smc_vce_level() 1239 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in vegam_populate_smc_vce_level() 1240 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in vegam_populate_smc_vce_level()
|
H A D | fiji_smumgr.c | 1433 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in fiji_populate_smc_vce_level() 1434 table->VceLevel[count].MinVoltage = 0; in fiji_populate_smc_vce_level() 1435 table->VceLevel[count].MinVoltage |= in fiji_populate_smc_vce_level() 1437 table->VceLevel[count].MinVoltage |= in fiji_populate_smc_vce_level() 1440 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in fiji_populate_smc_vce_level() 1444 table->VceLevel[count].Frequency, ÷rs); in fiji_populate_smc_vce_level() 1449 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in fiji_populate_smc_vce_level() 1451 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in fiji_populate_smc_vce_level() 1452 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in fiji_populate_smc_vce_level()
|
H A D | polaris10_smumgr.c | 1382 table->VceLevel[count].Frequency = mm_table->entries[count].eclk; in polaris10_populate_smc_vce_level() 1383 table->VceLevel[count].MinVoltage = 0; in polaris10_populate_smc_vce_level() 1384 table->VceLevel[count].MinVoltage |= in polaris10_populate_smc_vce_level() 1396 table->VceLevel[count].MinVoltage |= in polaris10_populate_smc_vce_level() 1398 table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT; in polaris10_populate_smc_vce_level() 1402 table->VceLevel[count].Frequency, ÷rs); in polaris10_populate_smc_vce_level() 1407 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in polaris10_populate_smc_vce_level() 1409 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in polaris10_populate_smc_vce_level() 1410 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage); in polaris10_populate_smc_vce_level()
|
H A D | tonga_smumgr.c | 1384 table->VceLevel[count].Frequency = in tonga_populate_smc_vce_level() 1386 table->VceLevel[count].MinVoltage.Vddc = in tonga_populate_smc_vce_level() 1389 table->VceLevel[count].MinVoltage.VddGfx = in tonga_populate_smc_vce_level() 1393 table->VceLevel[count].MinVoltage.Vddci = in tonga_populate_smc_vce_level() 1396 table->VceLevel[count].MinVoltage.Phases = 1; in tonga_populate_smc_vce_level() 1400 table->VceLevel[count].Frequency, ÷rs); in tonga_populate_smc_vce_level() 1405 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in tonga_populate_smc_vce_level() 1407 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in tonga_populate_smc_vce_level()
|
H A D | ci_smumgr.c | 1571 table->VceLevel[count].Frequency = vce_table->entries[count].evclk; in ci_populate_smc_vce_level() 1572 table->VceLevel[count].MinVoltage = in ci_populate_smc_vce_level() 1574 table->VceLevel[count].MinPhases = 1; in ci_populate_smc_vce_level() 1577 table->VceLevel[count].Frequency, ÷rs); in ci_populate_smc_vce_level() 1582 table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; in ci_populate_smc_vce_level() 1584 CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency); in ci_populate_smc_vce_level() 1585 CONVERT_FROM_HOST_TO_SMC_US(table->VceLevel[count].MinVoltage); in ci_populate_smc_vce_level()
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/pm/inc/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
H A D | smu7_discrete.h | 329 SMU7_Discrete_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm2/dist/drm/radeon/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
H A D | smu7_discrete.h | 328 SMU7_Discrete_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/radeon/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/pm/inc/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/radeon/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/radeon/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/pm/inc/ |
H A D | smu7_fusion.h | 236 SMU7_Fusion_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|
H A D | smu7_discrete.h | 329 SMU7_Discrete_ExtClkLevel VceLevel [SMU7_MAX_LEVELS_VCE]; member
|