/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A64/translate/impl/ |
H A D | impl.h | 425 bool AESE(Vec Vn, Vec Vd); 426 bool AESD(Vec Vn, Vec Vd); 427 bool AESMC(Vec Vn, Vec Vd); 428 bool AESIMC(Vec Vn, Vec Vd); 438 bool SHA1H(Vec Vn, Vec Vd); 439 bool SHA1SU1(Vec Vn, Vec Vd); 466 bool FCVTNS_1(Vec Vn, Vec Vd); 467 bool FCVTMS_1(Vec Vn, Vec Vd); 472 bool FCMLT_1(Vec Vn, Vec Vd); 482 bool FCMLE_1(Vec Vn, Vec Vd); [all …]
|
H A D | simd_scalar_two_register_misc.cpp | 67 v.V_scalar(esize, Vd, result); in ScalarFPConvertWithRound() 97 V_scalar(64, Vd, result); in ABS_1() 170 V_scalar(32, Vd, result); in FCVTXN_1() 188 V_scalar(esize, Vd, result); in FRECPE_1() 198 V_scalar(esize, Vd, result); in FRECPE_2() 206 V_scalar(16, Vd, result); in FRECPX_1() 248 V_scalar(64, Vd, result); in NEG_1() 270 V(128, Vd, result); in SQABS_1() 280 V(128, Vd, result); in SQNEG_1() 300 V(datasize, Vd, result); in SUQADD_1() [all …]
|
H A D | simd_two_register_misc.cpp | 49 v.V(datasize, Vd, result); in CompareAgainstZero() 80 v.V(datasize, Vd, result); in FPCompareAgainstZero() 103 v.V(datasize, Vd, result); in IntegerConvertToFloat() 221 V(datasize, Vd, result); in CLS_asimd() 240 V(datasize, Vd, result); in CLZ_asimd() 253 V(datasize, Vd, result); in CNT() 288 V(datasize, Vd, result); in ABS_2() 314 V(datasize, Vd, result); in FABS_1() 329 V(datasize, Vd, result); in FABS_2() 385 V(128, Vd, result); in FCVTL() [all …]
|
H A D | simd_three_same.cpp | 78 v.V(datasize, Vd, result); in SignedAbsoluteDifference() 100 v.V(datasize, Vd, result); in RoundingHalvingAdd() 122 v.V(datasize, Vd, result); in RoundingShiftLeft() 165 v.V(datasize, Vd, result); in FPCompareRegister() 394 V(datasize, Vd, result); in CMGT_reg_2() 412 V(datasize, Vd, result); in CMGE_reg_2() 452 V(datasize, Vd, result); in SQDMULH_vec_2() 469 V(datasize, Vd, result); in SQRDMULH_vec_2() 485 V(datasize, Vd, result); in ADD_vector() 502 V(datasize, Vd, result); in MLA_vec() [all …]
|
H A D | simd_scalar_three_same.cpp | 48 v.V(64, Vd, result); in RoundingShiftLeft() 269 V(64, Vd, result); in CMTST_1() 280 V_scalar(esize, Vd, result); in FABD_2() 291 V_scalar(esize, Vd, result); in FMULX_vec_2() 302 V_scalar(esize, Vd, result); in FRECPS_1() 313 V_scalar(esize, Vd, result); in FRECPS_2() 324 V_scalar(esize, Vd, result); in FRSQRTS_1() 375 ir.SetQ(Vd, result); in SQSHL_reg_1() 392 V(64, Vd, result); in SSHL_1() 417 ir.SetQ(Vd, result); in UQSHL_reg_1() [all …]
|
H A D | simd_three_different.cpp | 35 const IR::U128 data = v.V(2 * datasize, Vd); in AbsoluteDifferenceLong() 39 v.V(2 * datasize, Vd, result); in AbsoluteDifferenceLong() 77 const IR::U128 addend = v.V(doubled_datasize, Vd); in MultiplyLong() 80 const IR::U128 minuend = v.V(doubled_datasize, Vd); in MultiplyLong() 84 v.V(doubled_datasize, Vd, result); in MultiplyLong() 122 v.V(128, Vd, result); in LongOperation() 158 v.V(128, Vd, result); in WideOperation() 163 bool TranslatorVisitor::PMULL(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) { in PMULL() argument 175 V(128, Vd, result); in PMULL() 179 bool TranslatorVisitor::SABAL(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) { in SABAL() argument [all …]
|
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/ |
H A D | impl.h | 425 bool AESE(Vec Vn, Vec Vd); 426 bool AESD(Vec Vn, Vec Vd); 427 bool AESMC(Vec Vn, Vec Vd); 428 bool AESIMC(Vec Vn, Vec Vd); 438 bool SHA1H(Vec Vn, Vec Vd); 439 bool SHA1SU1(Vec Vn, Vec Vd); 466 bool FCVTNS_1(Vec Vn, Vec Vd); 467 bool FCVTMS_1(Vec Vn, Vec Vd); 472 bool FCMLT_1(Vec Vn, Vec Vd); 482 bool FCMLE_1(Vec Vn, Vec Vd); [all …]
|
H A D | simd_scalar_two_register_misc.cpp | 67 v.V_scalar(esize, Vd, result); in ScalarFPConvertWithRound() 97 V_scalar(64, Vd, result); in ABS_1() 170 V_scalar(32, Vd, result); in FCVTXN_1() 188 V_scalar(esize, Vd, result); in FRECPE_1() 198 V_scalar(esize, Vd, result); in FRECPE_2() 206 V_scalar(16, Vd, result); in FRECPX_1() 248 V_scalar(64, Vd, result); in NEG_1() 270 V(128, Vd, result); in SQABS_1() 280 V(128, Vd, result); in SQNEG_1() 300 V(datasize, Vd, result); in SUQADD_1() [all …]
|
H A D | simd_two_register_misc.cpp | 49 v.V(datasize, Vd, result); in CompareAgainstZero() 80 v.V(datasize, Vd, result); in FPCompareAgainstZero() 103 v.V(datasize, Vd, result); in IntegerConvertToFloat() 221 V(datasize, Vd, result); in CLS_asimd() 240 V(datasize, Vd, result); in CLZ_asimd() 253 V(datasize, Vd, result); in CNT() 288 V(datasize, Vd, result); in ABS_2() 314 V(datasize, Vd, result); in FABS_1() 329 V(datasize, Vd, result); in FABS_2() 385 V(128, Vd, result); in FCVTL() [all …]
|
H A D | simd_three_same.cpp | 78 v.V(datasize, Vd, result); in SignedAbsoluteDifference() 100 v.V(datasize, Vd, result); in RoundingHalvingAdd() 122 v.V(datasize, Vd, result); in RoundingShiftLeft() 165 v.V(datasize, Vd, result); in FPCompareRegister() 394 V(datasize, Vd, result); in CMGT_reg_2() 412 V(datasize, Vd, result); in CMGE_reg_2() 452 V(datasize, Vd, result); in SQDMULH_vec_2() 469 V(datasize, Vd, result); in SQRDMULH_vec_2() 485 V(datasize, Vd, result); in ADD_vector() 502 V(datasize, Vd, result); in MLA_vec() [all …]
|
H A D | simd_scalar_three_same.cpp | 48 v.V(64, Vd, result); in RoundingShiftLeft() 269 V(64, Vd, result); in CMTST_1() 280 V_scalar(esize, Vd, result); in FABD_2() 291 V_scalar(esize, Vd, result); in FMULX_vec_2() 302 V_scalar(esize, Vd, result); in FRECPS_1() 313 V_scalar(esize, Vd, result); in FRECPS_2() 324 V_scalar(esize, Vd, result); in FRSQRTS_1() 375 ir.SetQ(Vd, result); in SQSHL_reg_1() 392 V(64, Vd, result); in SSHL_1() 417 ir.SetQ(Vd, result); in UQSHL_reg_1() [all …]
|
H A D | simd_three_different.cpp | 35 const IR::U128 data = v.V(2 * datasize, Vd); in AbsoluteDifferenceLong() 39 v.V(2 * datasize, Vd, result); in AbsoluteDifferenceLong() 77 const IR::U128 addend = v.V(doubled_datasize, Vd); in MultiplyLong() 80 const IR::U128 minuend = v.V(doubled_datasize, Vd); in MultiplyLong() 84 v.V(doubled_datasize, Vd, result); in MultiplyLong() 122 v.V(128, Vd, result); in LongOperation() 158 v.V(128, Vd, result); in WideOperation() 163 bool TranslatorVisitor::PMULL(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) { in PMULL() argument 175 V(128, Vd, result); in PMULL() 179 bool TranslatorVisitor::SABAL(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) { in SABAL() argument [all …]
|
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/ |
H A D | impl.h | 425 bool AESE(Vec Vn, Vec Vd); 426 bool AESD(Vec Vn, Vec Vd); 427 bool AESMC(Vec Vn, Vec Vd); 428 bool AESIMC(Vec Vn, Vec Vd); 438 bool SHA1H(Vec Vn, Vec Vd); 439 bool SHA1SU1(Vec Vn, Vec Vd); 466 bool FCVTNS_1(Vec Vn, Vec Vd); 467 bool FCVTMS_1(Vec Vn, Vec Vd); 472 bool FCMLT_1(Vec Vn, Vec Vd); 482 bool FCMLE_1(Vec Vn, Vec Vd); [all …]
|
H A D | simd_scalar_two_register_misc.cpp | 67 v.V_scalar(esize, Vd, result); in ScalarFPConvertWithRound() 97 V_scalar(64, Vd, result); in ABS_1() 170 V_scalar(32, Vd, result); in FCVTXN_1() 188 V_scalar(esize, Vd, result); in FRECPE_1() 198 V_scalar(esize, Vd, result); in FRECPE_2() 206 V_scalar(16, Vd, result); in FRECPX_1() 248 V_scalar(64, Vd, result); in NEG_1() 270 V(128, Vd, result); in SQABS_1() 280 V(128, Vd, result); in SQNEG_1() 300 V(datasize, Vd, result); in SUQADD_1() [all …]
|
H A D | simd_two_register_misc.cpp | 49 v.V(datasize, Vd, result); in CompareAgainstZero() 80 v.V(datasize, Vd, result); in FPCompareAgainstZero() 103 v.V(datasize, Vd, result); in IntegerConvertToFloat() 221 V(datasize, Vd, result); in CLS_asimd() 240 V(datasize, Vd, result); in CLZ_asimd() 253 V(datasize, Vd, result); in CNT() 288 V(datasize, Vd, result); in ABS_2() 314 V(datasize, Vd, result); in FABS_1() 329 V(datasize, Vd, result); in FABS_2() 385 V(128, Vd, result); in FCVTL() [all …]
|
H A D | simd_three_same.cpp | 78 v.V(datasize, Vd, result); in SignedAbsoluteDifference() 100 v.V(datasize, Vd, result); in RoundingHalvingAdd() 122 v.V(datasize, Vd, result); in RoundingShiftLeft() 165 v.V(datasize, Vd, result); in FPCompareRegister() 394 V(datasize, Vd, result); in CMGT_reg_2() 412 V(datasize, Vd, result); in CMGE_reg_2() 452 V(datasize, Vd, result); in SQDMULH_vec_2() 469 V(datasize, Vd, result); in SQRDMULH_vec_2() 485 V(datasize, Vd, result); in ADD_vector() 502 V(datasize, Vd, result); in MLA_vec() [all …]
|
H A D | simd_scalar_three_same.cpp | 48 v.V(64, Vd, result); in RoundingShiftLeft() 269 V(64, Vd, result); in CMTST_1() 280 V_scalar(esize, Vd, result); in FABD_2() 291 V_scalar(esize, Vd, result); in FMULX_vec_2() 302 V_scalar(esize, Vd, result); in FRECPS_1() 313 V_scalar(esize, Vd, result); in FRECPS_2() 324 V_scalar(esize, Vd, result); in FRSQRTS_1() 375 ir.SetQ(Vd, result); in SQSHL_reg_1() 392 V(64, Vd, result); in SSHL_1() 417 ir.SetQ(Vd, result); in UQSHL_reg_1() [all …]
|
H A D | simd_three_different.cpp | 35 const IR::U128 data = v.V(2 * datasize, Vd); in AbsoluteDifferenceLong() 39 v.V(2 * datasize, Vd, result); in AbsoluteDifferenceLong() 77 const IR::U128 addend = v.V(doubled_datasize, Vd); in MultiplyLong() 80 const IR::U128 minuend = v.V(doubled_datasize, Vd); in MultiplyLong() 84 v.V(doubled_datasize, Vd, result); in MultiplyLong() 122 v.V(128, Vd, result); in LongOperation() 158 v.V(128, Vd, result); in WideOperation() 163 bool TranslatorVisitor::PMULL(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) { in PMULL() argument 175 V(128, Vd, result); in PMULL() 179 bool TranslatorVisitor::SABAL(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) { in SABAL() argument [all …]
|
/dports/emulators/ppsspp-qt5/ppsspp-1.12.3/Common/ |
H A D | ArmEmitter.cpp | 1263 Vd = SubBase(Vd); in VABD() 1279 Vd = SubBase(Vd); in VADD() 1294 Vd = SubBase(Vd); in VSUB() 2193 Vd = SubBase(Vd); in VDUP() 2647 Vd = SubBase(Vd); in VRSQRTE() 2927 Vd = SubBase(Vd); in WriteVLDST1() 2948 Vd = SubBase(Vd); in WriteVLDST1_lane() 2951 Vd = (ARMReg)((int)Vd + 1); in WriteVLDST1_lane() 2982 Vd = SubBase(Vd); in VLD1_all_lanes() 3053 VEOR(Vd, Vd, Vd); in VMOV_immf() [all …]
|
H A D | ArmEmitter.h | 346 u32 EncodeVd(ARMReg Vd); 624 void VCMP(ARMReg Vd, ARMReg Vm); 625 void VCMPE(ARMReg Vd, ARMReg Vm); 627 void VCMP(ARMReg Vd); 628 void VCMPE(ARMReg Vd); 634 void VSQRT(ARMReg Vd, ARMReg Vm); 639 void VABS(ARMReg Vd, ARMReg Vm); 640 void VNEG(ARMReg Vd, ARMReg Vm); 742 VMOV_neon(I_32, Vd, val.u); in VMOV_neon() 747 void VMVN(ARMReg Vd, ARMReg Vm); [all …]
|
/dports/emulators/ppsspp/ppsspp-1.12.3/Common/ |
H A D | ArmEmitter.cpp | 1263 Vd = SubBase(Vd); in VABD() 1279 Vd = SubBase(Vd); in VADD() 1294 Vd = SubBase(Vd); in VSUB() 2193 Vd = SubBase(Vd); in VDUP() 2647 Vd = SubBase(Vd); in VRSQRTE() 2927 Vd = SubBase(Vd); in WriteVLDST1() 2948 Vd = SubBase(Vd); in WriteVLDST1_lane() 2951 Vd = (ARMReg)((int)Vd + 1); in WriteVLDST1_lane() 2982 Vd = SubBase(Vd); in VLD1_all_lanes() 3053 VEOR(Vd, Vd, Vd); in VMOV_immf() [all …]
|
H A D | ArmEmitter.h | 346 u32 EncodeVd(ARMReg Vd); 624 void VCMP(ARMReg Vd, ARMReg Vm); 625 void VCMPE(ARMReg Vd, ARMReg Vm); 627 void VCMP(ARMReg Vd); 628 void VCMPE(ARMReg Vd); 634 void VSQRT(ARMReg Vd, ARMReg Vm); 639 void VABS(ARMReg Vd, ARMReg Vm); 640 void VNEG(ARMReg Vd, ARMReg Vm); 742 VMOV_neon(I_32, Vd, val.u); in VMOV_neon() 747 void VMVN(ARMReg Vd, ARMReg Vm); [all …]
|
/dports/emulators/libretro-ppsspp/ppsspp-1.12.3/Common/ |
H A D | ArmEmitter.cpp | 1263 Vd = SubBase(Vd); in VABD() 1279 Vd = SubBase(Vd); in VADD() 1294 Vd = SubBase(Vd); in VSUB() 2193 Vd = SubBase(Vd); in VDUP() 2647 Vd = SubBase(Vd); in VRSQRTE() 2927 Vd = SubBase(Vd); in WriteVLDST1() 2948 Vd = SubBase(Vd); in WriteVLDST1_lane() 2951 Vd = (ARMReg)((int)Vd + 1); in WriteVLDST1_lane() 2982 Vd = SubBase(Vd); in VLD1_all_lanes() 3053 VEOR(Vd, Vd, Vd); in VMOV_immf() [all …]
|
/dports/lang/rust/rustc-1.58.1-src/library/stdarch/crates/intrinsic-test/acle/tools/intrinsic_db/ |
H A D | advsimd.csv | 111 int8x8_t vuqadd_s8(int8x8_t a, uint8x8_t b) a -> Vd.8B;b -> Vn.8B SUQADD Vd.8B,Vn.8B Vd.8B -> resul… 113 int16x4_t vuqadd_s16(int16x4_t a, uint16x4_t b) a -> Vd.4H;b -> Vn.4H SUQADD Vd.4H,Vn.4H Vd.4H -> r… 123 uint8x8_t vsqadd_u8(uint8x8_t a, int8x8_t b) a -> Vd.8B;b -> Vn.8B USQADD Vd.8B,Vn.8B Vd.8B -> resu… 4126 …at32x2_t r, float16x4_t a, float16x4_t b) r -> Vd.2S; a -> Vd.2H; b -> Vd.2H FMLAL Vd.2S, Vn.2H, V… 4127 …at32x2_t r, float16x4_t a, float16x4_t b) r -> Vd.2S; a -> Vd.2H; b -> Vd.2H FMLSL Vd.2S, Vn.2H, V… 4128 …at32x4_t r, float16x8_t a, float16x8_t b) r -> Vd.4S; a -> Vd.4H; b -> Vd.4H FMLAL Vd.4S, Vn.4H, V… 4129 …at32x4_t r, float16x8_t a, float16x8_t b) r -> Vd.4S; a -> Vd.4H; b -> Vd.4H FMLSL Vd.4S, Vn.4H, V… 4131 …at32x2_t r, float16x4_t a, float16x4_t b) r -> Vd.2S; a -> Vd.2H; b -> Vd.2H FMLAL2 Vd.2S, Vn.2H, … 4132 …at32x2_t r, float16x4_t a, float16x4_t b) r -> Vd.2S; a -> Vd.2H; b -> Vd.2H FMLSL2 Vd.2S, Vn.2H, … 4133 …at32x4_t r, float16x8_t a, float16x8_t b) r -> Vd.4S; a -> Vd.4H; b -> Vd.4H FMLAL2 Vd.4S, Vn.4H, … [all …]
|
/dports/lang/rust/rustc-1.58.1-src/library/stdarch/crates/intrinsic-test/acle/neon_intrinsics/ |
H A D | advsimd.rst | 915 | int8x8_t vuqadd_s8( | a -> Vd.8B | SUQADD Vd.8B,Vn.8B | Vd.8B… 921 | int8x16_t vuqaddq_s8( | a -> Vd.16B | SUQADD Vd.16B,Vn.16B | Vd.16… 7944 | int8x8_t vsli_n_s8( | a -> Vd.8B | SLI Vd.8B,Vn.8B,#n | Vd.8B -> re… 7951 | int8x16_t vsliq_n_s8( | a -> Vd.16B | SLI Vd.16B,Vn.16B,#n | Vd.16B -> r… 7958 | int16x4_t vsli_n_s16( | a -> Vd.4H | SLI Vd.4H,Vn.4H,#n | Vd.4H -> re… 7965 | int16x8_t vsliq_n_s16( | a -> Vd.8H | SLI Vd.8H,Vn.8H,#n | Vd.8H -> re… 7972 | int32x2_t vsli_n_s32( | a -> Vd.2S | SLI Vd.2S,Vn.2S,#n | Vd.2S -> re… 7979 | int32x4_t vsliq_n_s32( | a -> Vd.4S | SLI Vd.4S,Vn.4S,#n | Vd.4S -> re… 7993 | int64x2_t vsliq_n_s64( | a -> Vd.2D | SLI Vd.2D,Vn.2D,#n | Vd.2D -> re… 8000 | uint8x8_t vsli_n_u8( | a -> Vd.8B | SLI Vd.8B,Vn.8B,#n | Vd.8B -> re… [all …]
|