Home
last modified time | relevance | path

Searched refs:X86_SHR (Results 1 – 25 of 29) sorted by relevance

12

/dports/lang/ucc/ucc/ucl/
H A Dtemplate.h12 TEMPLATE(X86_SHR, "shr %0, %2")
/dports/emulators/dynamips-community/dynamips-0.2.17/unstable/
H A Dmips64_amd64_trans.c247 amd64_shift_reg_imm_size(b->jit_ptr,X86_SHR,X86_EBX,MTS64_HASH_SHIFT1,4); in mips64_emit_memop_fast64()
248 amd64_shift_reg_imm_size(b->jit_ptr,X86_SHR,X86_EAX,MTS64_HASH_SHIFT2,4); in mips64_emit_memop_fast64()
337 amd64_shift_reg_imm_size(b->jit_ptr,X86_SHR,X86_EBX,MTS32_HASH_SHIFT1,4); in mips64_emit_memop_fast32()
338 amd64_shift_reg_imm_size(b->jit_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT2,4); in mips64_emit_memop_fast32()
1575 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,sa); in DECLARE_INSN()
1588 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,sa+32); in DECLARE_INSN()
1604 amd64_shift_reg(b->jit_ptr,X86_SHR,AMD64_RAX); in DECLARE_INSN()
2466 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,sa); in DECLARE_INSN()
2484 amd64_shift_reg(b->jit_ptr,X86_SHR,AMD64_RAX); in DECLARE_INSN()
H A Dmips64_x86_trans.c261 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,MTS64_HASH_SHIFT1); in mips64_emit_memop_fast64()
262 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_ESI,MTS64_HASH_SHIFT2); in mips64_emit_memop_fast64()
358 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT1); in mips64_emit_memop_fast32()
359 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_ESI,MTS32_HASH_SHIFT2); in mips64_emit_memop_fast32()
1719 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EBX,sa); in DECLARE_INSN()
1735 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,sa); in DECLARE_INSN()
1757 x86_shift_reg(b->jit_ptr,X86_SHR,X86_EBX); in DECLARE_INSN()
2718 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,sa); in DECLARE_INSN()
2737 x86_shift_reg(b->jit_ptr,X86_SHR,X86_EAX); in DECLARE_INSN()
H A Dppc32_amd64_trans.c237 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,6); in ppc32_update_cr()
249 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RCX,(field << 2) + 3); in ppc32_update_cr()
525 amd64_shift_reg_imm_size(iop->ob_ptr,X86_SHR,X86_EBX,MTS32_HASH_SHIFT1,4); in ppc32_emit_memop_fast()
526 amd64_shift_reg_imm_size(iop->ob_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT2,4); in ppc32_emit_memop_fast()
2583 amd64_shift_reg_imm(iop->ob_ptr,X86_SHR,hreg_t0,28 - (i << 2)); in DECLARE_INSN()
3279 amd64_shift_reg(iop->ob_ptr,X86_SHR,hreg_ra); in DECLARE_INSN()
H A Dppc32_x86_trans.c245 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,6); in ppc32_update_cr()
543 x86_shift_reg_imm(iop->ob_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT1); in ppc32_emit_memop_fast()
544 x86_shift_reg_imm(iop->ob_ptr,X86_SHR,X86_ESI,MTS32_HASH_SHIFT2); in ppc32_emit_memop_fast()
2586 x86_shift_reg_imm(iop->ob_ptr,X86_SHR,hreg_t0,28 - (i << 2)); in DECLARE_INSN()
3290 x86_shift_reg(iop->ob_ptr,X86_SHR,hreg_t0); in DECLARE_INSN()
H A Dx86-codegen.h57 X86_SHR = 5, enumerator
/dports/emulators/aranym/aranym-1.1.0/src/uae_cpu/compiler/
H A Dcodegen_x86.h783 X86_SHR = 5, enumerator
941 #define SHRBir(IM, RD) _ROTSHIBir(X86_SHR, IM, RD)
942 #define SHRBim(IM, MD, MB, MI, MS) _ROTSHIBim(X86_SHR, IM, MD, MB, MI, MS)
943 #define SHRBrr(RS, RD) _ROTSHIBrr(X86_SHR, RS, RD)
944 #define SHRBrm(RS, MD, MB, MI, MS) _ROTSHIBrm(X86_SHR, RS, MD, MB, MI, MS)
946 #define SHRWir(IM, RD) _ROTSHIWir(X86_SHR, IM, RD)
948 #define SHRWrr(RS, RD) _ROTSHIWrr(X86_SHR, RS, RD)
951 #define SHRLir(IM, RD) _ROTSHILir(X86_SHR, IM, RD)
953 #define SHRLrr(RS, RD) _ROTSHILrr(X86_SHR, RS, RD)
956 #define SHRQir(IM, RD) _ROTSHIQir(X86_SHR, IM, RD)
[all …]
/dports/emulators/hatari/hatari-2.2.1/src/cpu/jit/
H A Dcodegen_x86.h783 X86_SHR = 5, enumerator
941 #define SHRBir(IM, RD) _ROTSHIBir(X86_SHR, IM, RD)
942 #define SHRBim(IM, MD, MB, MI, MS) _ROTSHIBim(X86_SHR, IM, MD, MB, MI, MS)
943 #define SHRBrr(RS, RD) _ROTSHIBrr(X86_SHR, RS, RD)
944 #define SHRBrm(RS, MD, MB, MI, MS) _ROTSHIBrm(X86_SHR, RS, MD, MB, MI, MS)
946 #define SHRWir(IM, RD) _ROTSHIWir(X86_SHR, IM, RD)
948 #define SHRWrr(RS, RD) _ROTSHIWrr(X86_SHR, RS, RD)
951 #define SHRLir(IM, RD) _ROTSHILir(X86_SHR, IM, RD)
953 #define SHRLrr(RS, RD) _ROTSHILrr(X86_SHR, RS, RD)
956 #define SHRQir(IM, RD) _ROTSHIQir(X86_SHR, IM, RD)
[all …]
/dports/emulators/fs-uae/fs-uae-3.1.35/src/jit/
H A Dcodegen_x86.h783 X86_SHR = 5, enumerator
941 #define SHRBir(IM, RD) _ROTSHIBir(X86_SHR, IM, RD)
942 #define SHRBim(IM, MD, MB, MI, MS) _ROTSHIBim(X86_SHR, IM, MD, MB, MI, MS)
943 #define SHRBrr(RS, RD) _ROTSHIBrr(X86_SHR, RS, RD)
944 #define SHRBrm(RS, MD, MB, MI, MS) _ROTSHIBrm(X86_SHR, RS, MD, MB, MI, MS)
946 #define SHRWir(IM, RD) _ROTSHIWir(X86_SHR, IM, RD)
948 #define SHRWrr(RS, RD) _ROTSHIWrr(X86_SHR, RS, RD)
951 #define SHRLir(IM, RD) _ROTSHILir(X86_SHR, IM, RD)
953 #define SHRLrr(RS, RD) _ROTSHILrr(X86_SHR, RS, RD)
956 #define SHRQir(IM, RD) _ROTSHIQir(X86_SHR, IM, RD)
[all …]
/dports/emulators/dynamips-community/dynamips-0.2.17/stable/
H A Dmips64_amd64_trans.c229 amd64_shift_reg_imm_size(b->jit_ptr,X86_SHR,X86_EBX,MTS64_HASH_SHIFT,4); in mips64_emit_memop_fast64()
309 amd64_shift_reg_imm_size(b->jit_ptr,X86_SHR,X86_EBX,MTS32_HASH_SHIFT,4); in mips64_emit_memop_fast32()
1525 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,sa); in DECLARE_INSN()
1538 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,sa+32); in DECLARE_INSN()
1554 amd64_shift_reg(b->jit_ptr,X86_SHR,AMD64_RAX); in DECLARE_INSN()
2384 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,sa); in DECLARE_INSN()
2402 amd64_shift_reg(b->jit_ptr,X86_SHR,AMD64_RAX); in DECLARE_INSN()
H A Dmips64_x86_trans.c242 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT); in mips64_emit_memop_fast64()
334 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT); in mips64_emit_memop_fast32()
1691 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EBX,sa); in DECLARE_INSN()
1707 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,sa); in DECLARE_INSN()
1729 x86_shift_reg(b->jit_ptr,X86_SHR,X86_EBX); in DECLARE_INSN()
2658 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,sa); in DECLARE_INSN()
2677 x86_shift_reg(b->jit_ptr,X86_SHR,X86_EAX); in DECLARE_INSN()
H A Dppc32_amd64_trans.c231 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RAX,6); in ppc32_update_cr()
243 amd64_shift_reg_imm(b->jit_ptr,X86_SHR,AMD64_RCX,(field << 2) + 3); in ppc32_update_cr()
510 amd64_shift_reg_imm_size(iop->ob_ptr,X86_SHR,X86_EBX,MTS32_HASH_SHIFT,4); in ppc32_emit_memop_fast()
2557 amd64_shift_reg_imm(iop->ob_ptr,X86_SHR,hreg_t0,28 - (i << 2)); in DECLARE_INSN()
3253 amd64_shift_reg(iop->ob_ptr,X86_SHR,hreg_ra); in DECLARE_INSN()
H A Dppc32_x86_trans.c239 x86_shift_reg_imm(b->jit_ptr,X86_SHR,X86_EAX,6); in ppc32_update_cr()
562 x86_shift_reg_imm(iop->ob_ptr,X86_SHR,X86_EAX,MTS32_HASH_SHIFT); in ppc32_emit_memop_fast()
2619 x86_shift_reg_imm(iop->ob_ptr,X86_SHR,hreg_t0,28 - (i << 2)); in DECLARE_INSN()
3323 x86_shift_reg(iop->ob_ptr,X86_SHR,hreg_t0); in DECLARE_INSN()
H A Dx86-codegen.h57 X86_SHR = 5, enumerator
/dports/games/libretro-uae/libretro-uae-8333daa/sources/src/jit/
H A Dcodegen_x86.h779 X86_SHR = 5, enumerator
937 #define SHRBir(IM, RD) _ROTSHIBir(X86_SHR, IM, RD)
938 #define SHRBim(IM, MD, MB, MI, MS) _ROTSHIBim(X86_SHR, IM, MD, MB, MI, MS)
939 #define SHRBrr(RS, RD) _ROTSHIBrr(X86_SHR, RS, RD)
940 #define SHRBrm(RS, MD, MB, MI, MS) _ROTSHIBrm(X86_SHR, RS, MD, MB, MI, MS)
942 #define SHRWir(IM, RD) _ROTSHIWir(X86_SHR, IM, RD)
944 #define SHRWrr(RS, RD) _ROTSHIWrr(X86_SHR, RS, RD)
947 #define SHRLir(IM, RD) _ROTSHILir(X86_SHR, IM, RD)
949 #define SHRLrr(RS, RD) _ROTSHILrr(X86_SHR, RS, RD)
952 #define SHRQir(IM, RD) _ROTSHIQir(X86_SHR, IM, RD)
[all …]
/dports/games/libretro-hatari/hatari-561c07e/src/cpu/jit/
H A Dcodegen_x86.h779 X86_SHR = 5, enumerator
937 #define SHRBir(IM, RD) _ROTSHIBir(X86_SHR, IM, RD)
938 #define SHRBim(IM, MD, MB, MI, MS) _ROTSHIBim(X86_SHR, IM, MD, MB, MI, MS)
939 #define SHRBrr(RS, RD) _ROTSHIBrr(X86_SHR, RS, RD)
940 #define SHRBrm(RS, MD, MB, MI, MS) _ROTSHIBrm(X86_SHR, RS, MD, MB, MI, MS)
942 #define SHRWir(IM, RD) _ROTSHIWir(X86_SHR, IM, RD)
944 #define SHRWrr(RS, RD) _ROTSHIWrr(X86_SHR, RS, RD)
947 #define SHRLir(IM, RD) _ROTSHILir(X86_SHR, IM, RD)
949 #define SHRLrr(RS, RD) _ROTSHILrr(X86_SHR, RS, RD)
952 #define SHRQir(IM, RD) _ROTSHIQir(X86_SHR, IM, RD)
[all …]
/dports/lang/mono/mono-5.10.1.57/mono/mini/
H A Dexceptions-x86.c614 x86_shift_reg_imm (code, X86_SHR, X86_EAX, 11); in get_throw_trampoline()
1151 x86_shift_reg_imm (code, X86_SHR, X86_ECX, 2); in mono_tasklets_arch_restore()
H A Dmini-x86.c2226 x86_shift_reg_imm (code, X86_SHR, sreg, 2); in mono_emit_stack_alloc()
2805 x86_shift_reg_imm (code, X86_SHR, X86_EDX, 32 - power); in mono_arch_output_basic_block()
2842 x86_shift_reg_imm (code, X86_SHR, ins->dreg, ins->inst_imm); in mono_arch_output_basic_block()
2846 x86_shift_reg (code, X86_SHR, ins->dreg); in mono_arch_output_basic_block()
2891 x86_shift_reg (code, X86_SHR, ins->backend.reg3); in mono_arch_output_basic_block()
2927 x86_shift_reg_imm (code, X86_SHR, ins->sreg1, ins->inst_imm - 32); in mono_arch_output_basic_block()
4314 x86_shift_reg_imm (code, X86_SHR, X86_EDX, nursery_shift); in mono_arch_output_basic_block()
4319 x86_shift_reg_imm (code, X86_SHR, X86_EDX, card_table_shift); in mono_arch_output_basic_block()
4734 x86_shift_reg_imm (code, X86_SHR, ins->dreg, ins->inst_c0 * 8); in mono_arch_output_basic_block()
4741 x86_shift_reg_imm (code, X86_SHR, ins->dreg, 16); in mono_arch_output_basic_block()
[all …]
H A Dmini-amd64.c3319 amd64_shift_reg_imm (code, X86_SHR, sreg, 3); in mono_emit_stack_alloc()
4278 amd64_shift_reg_imm_size (code, X86_SHR, ins->dreg, ins->inst_imm, 4); in mono_arch_output_basic_block()
4282 amd64_shift_reg_imm (code, X86_SHR, ins->dreg, ins->inst_imm); in mono_arch_output_basic_block()
4286 amd64_shift_reg (code, X86_SHR, ins->dreg); in mono_arch_output_basic_block()
4356 amd64_shift_reg_imm_size (code, X86_SHR, ins->dreg, ins->inst_imm, 4); in mono_arch_output_basic_block()
4360 amd64_shift_reg_size (code, X86_SHR, ins->dreg, 4); in mono_arch_output_basic_block()
5151 amd64_shift_reg_imm (code, X86_SHR, AMD64_RAX, 1); in mono_arch_output_basic_block()
5799 amd64_shift_reg_imm (code, X86_SHR, AMD64_RDX, nursery_shift); in mono_arch_output_basic_block()
5816 amd64_shift_reg_imm (code, X86_SHR, AMD64_RDX, card_table_shift); in mono_arch_output_basic_block()
6278 amd64_shift_reg_imm (code, X86_SHR, ins->dreg, ins->inst_c0 * 8); in mono_arch_output_basic_block()
[all …]
H A Dexceptions-amd64.c1857 amd64_shift_reg_imm (code, X86_SHR, AMD64_RCX, 3); in mono_tasklets_arch_restore()
/dports/lang/guile/guile-3.0.7/libguile/lightening/lightening/
H A Dx86-cpu.c84 #define X86_SHR 5 macro
962 return rotshr(_jit, X86_SHR, r0, r1, r2); in rshr_u()
968 return rotshi(_jit, X86_SHR, r0, r1, i0); in rshi_u()
/dports/games/kodi-addon-game.libretro.pcsx-rearmed/game.libretro.pcsx-rearmed-22.0.0.19-Matrix/depends/common/pcsx-rearmed/deps/lightning/lib/
H A Djit_x86-cpu.c91 # define X86_SHR 5 macro
295 # define rshr_u(r0, r1, r2) rotshr(X86_SHR, r0, r1, r2)
296 # define rshi_u(r0, r1, i0) rotshi(X86_SHR, r0, r1, i0)
/dports/games/kodi-addon-game.libretro.beetle-psx/game.libretro.beetle-psx-0.9.44.22-Matrix/depends/common/beetle-psx/deps/lightning/lib/
H A Djit_x86-cpu.c91 # define X86_SHR 5 macro
295 # define rshr_u(r0, r1, r2) rotshr(X86_SHR, r0, r1, r2)
296 # define rshi_u(r0, r1, i0) rotshi(X86_SHR, r0, r1, i0)
/dports/devel/lightning/lightning-2.1.3/lib/
H A Djit_x86-cpu.c91 # define X86_SHR 5 macro
295 # define rshr_u(r0, r1, r2) rotshr(X86_SHR, r0, r1, r2)
296 # define rshi_u(r0, r1, i0) rotshi(X86_SHR, r0, r1, i0)
/dports/games/libretro-pcsx_rearmed/pcsx_rearmed-c2d67cd/deps/lightning/lib/
H A Djit_x86-cpu.c91 # define X86_SHR 5 macro
295 # define rshr_u(r0, r1, r2) rotshr(X86_SHR, r0, r1, r2)
296 # define rshi_u(r0, r1, i0) rotshi(X86_SHR, r0, r1, i0)

12