Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_HALT (Results 1 – 25 of 187) sorted by relevance

12345678

/dports/emulators/qemu-utils/qemu-4.2.1/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu5/qemu-5.2.0/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu42/qemu-4.2.1/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu/qemu-6.2.0/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu60/qemu-6.0.0/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/target/xtensa/core-dc233c/
H A Dcore-isa.h378 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu5/qemu-5.2.0/target/xtensa/core-dc233c/
H A Dcore-isa.h378 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/xtensa/core-dc233c/
H A Dcore-isa.h378 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h357 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h379 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro
/dports/emulators/qemu42/qemu-4.2.1/target/xtensa/core-dc233c/
H A Dcore-isa.h378 #define XCHAL_HAVE_HALT 0 /* halt architecture option */ macro

12345678