Home
last modified time | relevance | path

Searched refs:XIIC_IISR_OFFSET (Results 1 – 25 of 60) sorted by relevance

123

/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-pine64/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/drivers/i2c/
H A Dxilinx_xiic.c89 #define XIIC_IISR_OFFSET 0x20 /* Interrupt Status Register */ macro
102 u32 isr = readl(priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
104 writel(isr & mask, priv->base + XIIC_IISR_OFFSET); in xiic_irq_clr()
311 reg = readl(priv->base + XIIC_IISR_OFFSET); in xilinx_xiic_probe_chip()

123