/dports/lang/gcc10/gcc-10.3.0/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/lang/gcc11/gcc-11.2.0/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/devel/avr-gcc/gcc-10.2.0/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/testsuite/gcc.target/msp430/ |
H A D | 430x-insns.c | 1060 #define XOR_INSN(MODE) \ macro 1102 XOR_INSN(qi) in xorqi3() 1136 XOR_INSN(hi) in xorhi3() 1156 XOR_INSN(psi) in xorpsi3() 1210 XOR_INSN(si) in xorsi3()
|
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/gas/config/ |
H A D | tc-sparc.c | 1007 #define XOR_INSN 0x80180000 macro 1121 opc = RS1 (rd) | XOR_INSN; 1280 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED
|
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/gas/config/ |
H A D | tc-sparc.c | 1007 #define XOR_INSN 0x80180000 macro 1121 opc = RS1 (rd) | XOR_INSN; 1280 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/gas/config/ |
H A D | tc-sparc.c | 1007 #define XOR_INSN 0x80180000 macro 1121 opc = RS1 (rd) | XOR_INSN; 1280 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED
|
/dports/devel/djgpp-binutils/binutils-2.17/gas/config/ |
H A D | tc-sparc.c | 1020 #define XOR_INSN 0x80180000 macro 1134 opc = RS1 (rd) | XOR_INSN; 1293 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED
|
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/gas/config/ |
H A D | tc-sparc.c | 1279 #define XOR_INSN 0x80180000 macro 1391 opc = RS1 (rd) | XOR_INSN; in synthetize_setsw() 1549 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED in synthetize_setx()
|
/dports/devel/gnulibiberty/binutils-2.37/gas/config/ |
H A D | tc-sparc.c | 1219 #define XOR_INSN 0x80180000 macro 1331 opc = RS1 (rd) | XOR_INSN; in synthetize_setsw() 1489 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED in synthetize_setx()
|
/dports/devel/arm-elf-binutils/binutils-2.37/gas/config/ |
H A D | tc-sparc.c | 1219 #define XOR_INSN 0x80180000 macro 1331 opc = RS1 (rd) | XOR_INSN; in synthetize_setsw() 1489 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED in synthetize_setx()
|
/dports/lang/gnatdroid-binutils/binutils-2.27/gas/config/ |
H A D | tc-sparc.c | 1279 #define XOR_INSN 0x80180000 macro 1391 opc = RS1 (rd) | XOR_INSN; in synthetize_setsw() 1549 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED in synthetize_setx()
|
/dports/devel/binutils/binutils-2.37/gas/config/ |
H A D | tc-sparc.c | 1219 #define XOR_INSN 0x80180000 macro 1331 opc = RS1 (rd) | XOR_INSN; in synthetize_setsw() 1489 the_insn.opcode = (XOR_INSN | RS1 (dstreg) | RD (dstreg) | IMMED in synthetize_setx()
|