Home
last modified time | relevance | path

Searched refs:XRB_MASK (Results 1 – 25 of 34) sorted by relevance

12

/dports/lang/smalltalk/smalltalk-3.2.5/opcode/
H A Dppc-opc.c1079 #define XRB_MASK (X_MASK | RB_MASK) macro
2082 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
2083 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
2128 { "clf", X(31,118), XRB_MASK, POWER, { RT, RA } },
2432 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
2436 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
2476 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
2552 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
2553 { "extsb.", XRC(31,954,1), XRB_MASK, PPC, { RA, RS} },
2563 { "extsw", XRC(31,986,0), XRB_MASK, PPC, { RA, RS } },
[all …]
/dports/games/iortcw/iortcw-1.51c/MP/code/qcommon/
H A Dvm_powerpc_asm.c704 #define XRB_MASK (X_MASK | RB_MASK) macro
977 { "extsh", XRC(31,922,0), XRB_MASK, PPCCOM, { RA, RS } },
978 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
/dports/games/ioquake3/ioquake3-1.36/code/qcommon/
H A Dvm_powerpc_asm.c707 #define XRB_MASK (X_MASK | RB_MASK) macro
980 { "extsh", XRC(31,922,0), XRB_MASK, PPCCOM, { RA, RS } },
981 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
/dports/games/ioquake3-server/ioquake3-1.36/code/qcommon/
H A Dvm_powerpc_asm.c707 #define XRB_MASK (X_MASK | RB_MASK) macro
980 { "extsh", XRC(31,922,0), XRB_MASK, PPCCOM, { RA, RS } },
981 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
/dports/games/iortcw/iortcw-1.51c/SP/code/qcommon/
H A Dvm_powerpc_asm.c704 #define XRB_MASK (X_MASK | RB_MASK) macro
977 { "extsh", XRC(31,922,0), XRB_MASK, PPCCOM, { RA, RS } },
978 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
/dports/games/openarena/openarena-engine-source-0.8.8/code/qcommon/
H A Dvm_powerpc_asm.c706 #define XRB_MASK (X_MASK | RB_MASK) macro
979 { "extsh", XRC(31,922,0), XRB_MASK, PPCCOM, { RA, RS } },
980 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
/dports/games/openarena-server/openarena-engine-source-0.8.8/code/qcommon/
H A Dvm_powerpc_asm.c706 #define XRB_MASK (X_MASK | RB_MASK) macro
979 { "extsh", XRC(31,922,0), XRB_MASK, PPCCOM, { RA, RS } },
980 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
/dports/emulators/qemu/qemu-6.2.0/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu42/qemu-4.2.1/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu5/qemu-5.2.0/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu60/qemu-6.0.0/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3532 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3533 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3594 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3659 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3676 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4372 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4381 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4438 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4577 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu-utils/qemu-4.2.1/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu-guest-agent/qemu-5.0.1/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/disas/
H A Dppc.c1757 #define XRB_MASK (X_MASK | RB_MASK) macro
3535 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3536 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3597 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3662 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3679 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4377 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4386 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4443 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4582 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/editors/hte/ht-e9e63373148da5d7df397d8075740d8c096ecb1d/asm/
H A Dppcopc.cc1017 #define XRB_MASK (X_MASK | RB_MASK) macro
2355 { "cntlzw", XRC(31,26,0), XRB_MASK, PPCCOM, { RA, RS } },
2356 { "cntlzw.", XRC(31,26,1), XRB_MASK, PPCCOM, { RA, RS } },
2383 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
2384 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
2457 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
2465 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
2695 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
2796 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
2797 { "extsb.", XRC(31,954,1), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/
H A Dppc-opc.c1632 #define XRB_MASK (X_MASK | RB_MASK) macro
3342 { "cntlzw", XRC(31,26,0), XRB_MASK, PPCCOM, { RA, RS } },
3343 { "cntlz", XRC(31,26,0), XRB_MASK, PWRCOM, { RA, RS } },
3385 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3386 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3446 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
4198 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4207 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4260 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4381 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/
H A Dppc-opc.c1571 #define XRB_MASK (X_MASK | RB_MASK) macro
3237 { "cntlzw", XRC(31,26,0), XRB_MASK, PPCCOM, { RA, RS } },
3238 { "cntlz", XRC(31,26,0), XRB_MASK, PWRCOM, { RA, RS } },
3239 { "cntlzw.", XRC(31,26,1), XRB_MASK, PPCCOM, { RA, RS } },
3280 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3281 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
4094 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4103 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4156 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4280 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/
H A Dppc-opc.c1586 #define XRB_MASK (X_MASK | RB_MASK) macro
3292 { "cntlzw", XRC(31,26,0), XRB_MASK, PPCCOM, { RA, RS } },
3293 { "cntlz", XRC(31,26,0), XRB_MASK, PWRCOM, { RA, RS } },
3294 { "cntlzw.", XRC(31,26,1), XRB_MASK, PPCCOM, { RA, RS } },
3335 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3336 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
4150 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4159 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4212 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4333 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/
H A Dppc-opc.c1571 #define XRB_MASK (X_MASK | RB_MASK) macro
3237 { "cntlzw", XRC(31,26,0), XRB_MASK, PPCCOM, { RA, RS } },
3238 { "cntlz", XRC(31,26,0), XRB_MASK, PWRCOM, { RA, RS } },
3239 { "cntlzw.", XRC(31,26,1), XRB_MASK, PPCCOM, { RA, RS } },
3280 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3281 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
4094 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4103 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4156 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4280 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/emulators/x49gp/x49gp/x49gp-code/qemu/qemu-git/
H A Dppc-dis.c1756 #define XRB_MASK (X_MASK | RB_MASK) macro
3524 { "cntlzd", XRC(31,58,0), XRB_MASK, PPC64, { RA, RS } },
3525 { "cntlzd.", XRC(31,58,1), XRB_MASK, PPC64, { RA, RS } },
3586 { "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
3644 { "prtyw", X(31,154), XRB_MASK, POWER6, { RA, RS } },
3661 { "prtyd", X(31,186), XRB_MASK, POWER6, { RA, RS } },
4357 { "cli", X(31,502), XRB_MASK, POWER, { RT, RA } },
4366 { "clcs", X(31,531), XRB_MASK, M601, { RT, RA } },
4423 { "dclst", X(31,630), XRB_MASK, PWRCOM, { RS, RA } },
4562 { "extsb", XRC(31,954,0), XRB_MASK, PPC, { RA, RS} },
[all …]
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/ppc/gnu/
H A Dppc-opc.c1610 #define XRB_MASK (X_MASK | RB_MASK) macro
3449 {"cntlz", XRC(31,26,0), XRB_MASK, PWRCOM, {RA, RS}},
3498 {"cntlzd", XRC(31,58,0), XRB_MASK, PPC64, {RA, RS}},
3569 {"popcntb", X(31,122), XRB_MASK, POWER5, {RA, RS}},
3620 {"prtyw", X(31,154), XRB_MASK, POWER6, {RA, RS}},
3648 {"prtyd", X(31,186), XRB_MASK, POWER6, {RA, RS}},
4303 {"cli", X(31,502), XRB_MASK, POWER, {RT, RA}},
4330 {"clcs", X(31,531), XRB_MASK, M601, {RT, RA}},
4413 {"dclst", X(31,630), XRB_MASK, PWRCOM, {RS, RA}},
4664 {"extsb", XRC(31,954,0), XRB_MASK, PPC, {RA, RS}},
[all …]
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/
H A Dppc-opc.c2734 #define XRB_MASK (X_MASK | RB_MASK) macro
4937 {"popcntb", X(31,122), XRB_MASK, POWER5, 0, {RA, RS}},
4997 {"brw", X(31,155), XRB_MASK, POWER9, 0, {RA, RS}},
5036 {"brd", X(31,187), XRB_MASK, POWER9, 0, {RA, RS}},
5076 {"brh", X(31,219), XRB_MASK, POWER9, 0, {RA, RS}},
5172 {"cdtbcd", X(31,282), XRB_MASK, POWER6, 0, {RA, RS}},
5201 {"cbcdtd", X(31,314), XRB_MASK, POWER6, 0, {RA, RS}},
5810 {"cli", X(31,502), XRB_MASK, POWER, 0, {RT, RA}},
5839 {"clcs", X(31,531), XRB_MASK, M601, 0, {RT, RA}},
5937 {"dclst", X(31,630), XRB_MASK, M601, 0, {RS, RA}},
[all …]
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/
H A Dppc-opc.c2734 #define XRB_MASK (X_MASK | RB_MASK) macro
4937 {"popcntb", X(31,122), XRB_MASK, POWER5, 0, {RA, RS}},
4997 {"brw", X(31,155), XRB_MASK, POWER9, 0, {RA, RS}},
5036 {"brd", X(31,187), XRB_MASK, POWER9, 0, {RA, RS}},
5076 {"brh", X(31,219), XRB_MASK, POWER9, 0, {RA, RS}},
5172 {"cdtbcd", X(31,282), XRB_MASK, POWER6, 0, {RA, RS}},
5201 {"cbcdtd", X(31,314), XRB_MASK, POWER6, 0, {RA, RS}},
5810 {"cli", X(31,502), XRB_MASK, POWER, 0, {RT, RA}},
5839 {"clcs", X(31,531), XRB_MASK, M601, 0, {RT, RA}},
5937 {"dclst", X(31,630), XRB_MASK, M601, 0, {RS, RA}},
[all …]

12