/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/ |
H A D | sparc-dis.c | 121 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 572 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 636 reg (X_RS1 (insn)); in print_insn_sparc() 652 freg (X_RS1 (insn)); in print_insn_sparc() 656 fregx (X_RS1 (insn)); in print_insn_sparc() 687 creg (X_RS1 (insn)); in print_insn_sparc() 834 if (X_RS1 (insn) == 31) in print_insn_sparc() 836 else if (X_RS1 (insn) == 23) in print_insn_sparc() 840 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 858 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | sparc-dis.c | 122 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 574 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 638 reg (X_RS1 (insn)); in print_insn_sparc() 654 freg (X_RS1 (insn)); in print_insn_sparc() 659 fregx (X_RS1 (insn)); in print_insn_sparc() 700 creg (X_RS1 (insn)); in print_insn_sparc() 850 if (X_RS1 (insn) == 31) in print_insn_sparc() 852 else if (X_RS1 (insn) == 23) in print_insn_sparc() 856 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 874 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/ |
H A D | sparc-dis.c | 121 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 572 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 636 reg (X_RS1 (insn)); in print_insn_sparc() 652 freg (X_RS1 (insn)); in print_insn_sparc() 656 fregx (X_RS1 (insn)); in print_insn_sparc() 687 creg (X_RS1 (insn)); in print_insn_sparc() 834 if (X_RS1 (insn) == 31) in print_insn_sparc() 836 else if (X_RS1 (insn) == 23) in print_insn_sparc() 840 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 858 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | sparc-dis.c | 122 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 574 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 638 reg (X_RS1 (insn)); in print_insn_sparc() 654 freg (X_RS1 (insn)); in print_insn_sparc() 659 fregx (X_RS1 (insn)); in print_insn_sparc() 700 creg (X_RS1 (insn)); in print_insn_sparc() 850 if (X_RS1 (insn) == 31) in print_insn_sparc() 852 else if (X_RS1 (insn) == 23) in print_insn_sparc() 856 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 874 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | sparc-dis.c | 122 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 574 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 638 reg (X_RS1 (insn)); in print_insn_sparc() 654 freg (X_RS1 (insn)); in print_insn_sparc() 659 fregx (X_RS1 (insn)); in print_insn_sparc() 700 creg (X_RS1 (insn)); in print_insn_sparc() 850 if (X_RS1 (insn) == 31) in print_insn_sparc() 852 else if (X_RS1 (insn) == 23) in print_insn_sparc() 856 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 874 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | sparc-dis.c | 122 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 574 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 638 reg (X_RS1 (insn)); in print_insn_sparc() 654 freg (X_RS1 (insn)); in print_insn_sparc() 659 fregx (X_RS1 (insn)); in print_insn_sparc() 700 creg (X_RS1 (insn)); in print_insn_sparc() 850 if (X_RS1 (insn) == 31) in print_insn_sparc() 852 else if (X_RS1 (insn) == 23) in print_insn_sparc() 856 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 874 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/ |
H A D | sparc-dis.c | 118 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 542 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 606 reg (X_RS1 (insn)); in print_insn_sparc() 622 freg (X_RS1 (insn)); in print_insn_sparc() 626 fregx (X_RS1 (insn)); in print_insn_sparc() 649 creg (X_RS1 (insn)); in print_insn_sparc() 783 if (X_RS1 (insn) == 31) in print_insn_sparc() 785 else if ((unsigned) X_RS1 (insn) < 17) in print_insn_sparc() 787 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 801 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/gdb761/gdb-7.6.1/opcodes/ |
H A D | sparc-dis.c | 118 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 544 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 608 reg (X_RS1 (insn)); in print_insn_sparc() 624 freg (X_RS1 (insn)); in print_insn_sparc() 628 fregx (X_RS1 (insn)); in print_insn_sparc() 658 creg (X_RS1 (insn)); in print_insn_sparc() 801 if (X_RS1 (insn) == 31) in print_insn_sparc() 803 else if ((unsigned) X_RS1 (insn) < 17) in print_insn_sparc() 805 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 819 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/sparc/gnu/ |
H A D | sparc-dis.c | 130 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 646 reg (X_RS1 (insn)); in print_insn_sparc() 662 freg (X_RS1 (insn)); in print_insn_sparc() 666 fregx (X_RS1 (insn)); in print_insn_sparc() 689 creg (X_RS1 (insn)); in print_insn_sparc() 827 if (X_RS1 (insn) == 31) { in print_insn_sparc() 831 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 847 if ((unsigned)X_RS1 (insn) < 32) { in print_insn_sparc() 849 v9_hpriv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 865 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) { in print_insn_sparc() [all …]
|
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/ |
H A D | sparc-dis.c | 115 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 539 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 603 reg (X_RS1 (insn)); in print_insn_sparc() 619 freg (X_RS1 (insn)); in print_insn_sparc() 623 fregx (X_RS1 (insn)); in print_insn_sparc() 646 creg (X_RS1 (insn)); in print_insn_sparc() 780 if (X_RS1 (insn) == 31) in print_insn_sparc() 782 else if ((unsigned) X_RS1 (insn) < 17) in print_insn_sparc() 784 v9_priv_reg_names[X_RS1 (insn)]); in print_insn_sparc() 798 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() [all …]
|
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/ |
H A D | sparc-dis.c | 108 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 304 if (X_RS1 (insn) != X_RD (insn) 368 reg (X_RS1 (insn)); 384 freg (X_RS1 (insn)); 388 fregx (X_RS1 (insn)); 411 creg (X_RS1 (insn)); 545 if (X_RS1 (insn) == 31) 547 else if ((unsigned) X_RS1 (insn) < 16) 549 v9_priv_reg_names[X_RS1 (insn)]); 563 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) [all …]
|
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | sparc-dis.c | 108 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 304 if (X_RS1 (insn) != X_RD (insn) 368 reg (X_RS1 (insn)); 384 freg (X_RS1 (insn)); 388 fregx (X_RS1 (insn)); 411 creg (X_RS1 (insn)); 545 if (X_RS1 (insn) == 31) 547 else if ((unsigned) X_RS1 (insn) < 16) 549 v9_priv_reg_names[X_RS1 (insn)]); 563 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) [all …]
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | sparc-dis.c | 108 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 304 if (X_RS1 (insn) != X_RD (insn) 368 reg (X_RS1 (insn)); 384 freg (X_RS1 (insn)); 388 fregx (X_RS1 (insn)); 411 creg (X_RS1 (insn)); 545 if (X_RS1 (insn) == 31) 547 else if ((unsigned) X_RS1 (insn) < 16) 549 v9_priv_reg_names[X_RS1 (insn)]); 563 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) [all …]
|
/dports/lang/smalltalk/smalltalk-3.2.5/opcode/ |
H A D | sparc-dis.c | 87 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 263 && X_RS1 (insn) == X_RD (insn)) 266 if (X_RS1 (insn) != X_RD (insn) 328 reg (X_RS1 (insn)); 344 freg (X_RS1 (insn)); 348 fregx (X_RS1 (insn)); 371 creg (X_RS1 (insn)); 507 if (X_RS1 (insn) == 31) 509 else if ((unsigned) X_RS1 (insn) < 16) 511 v9_priv_reg_names[X_RS1 (insn)]); [all …]
|
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/lanai/gnu/ |
H A D | lanai-dis.c | 160 && X_RS1(insn) == X_RD(insn)) 166 if (X_RS1 (insn) != X_RD (insn) 193 reg (X_RS1 (insn)); 241 if (X_RS1 (insn) == 0) { 250 if (X_RS1 (insn) == 0) { 355 && X_RD (prev_insn) == X_RS1 (insn)
|
/dports/devel/radare2/radare2-5.1.1/libr/anal/p/ |
H A D | anal_sparc_gnu.c | 148 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 316 && (X_RS1(insn) == GPR_I7 || X_RS1(insn) == GPR_O7) in anal_jmpl() 328 op->dst = value_fill_addr_reg_disp(anal, X_RS1(insn), disp); in anal_jmpl() 330 op->dst = value_fill_addr_reg_regdelta(anal, X_RS1(insn), X_RS2(insn)); in anal_jmpl() 424 if(X_RS1(insn) == 1) { in sparc_op() 430 if(X_RS1(insn) != 0) { in sparc_op()
|
/dports/devel/gdb761/gdb-7.6.1/gdb/ |
H A D | sparc-tdep.c | 83 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 695 && X_RS1 (insn) == 1 && X_RD (insn) == 0) in sparc_skip_stack_check() 711 && X_RS1 (insn) == 1 && X_RD (insn) == 0) in sparc_skip_stack_check() 732 && X_RS1 (insn) == 1 && X_RD (insn) == 0)) in sparc_skip_stack_check() 776 && X_RS1 (insn) == 1 && X_RD (insn) == 1)) in sparc_skip_stack_check() 789 && X_RD (insn) == 0 && X_RS1 (insn) == 1 in sparc_skip_stack_check() 868 && X_RS1 (insn) == SPARC_SP_REGNUM) in sparc_analyze_prologue() 919 && X_RS1 (insn) == SPARC_SP_REGNUM in sparc_analyze_prologue() 935 && X_RS1 (insn) == SPARC_SP_REGNUM in sparc_analyze_prologue() 952 && X_RS1 (insn) == SPARC_G0_REGNUM in sparc_analyze_prologue() [all …]
|
H A D | sparcnbsd-tdep.c | 40 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 270 if ((X_I (insn) == 0 && X_RS1 (insn) == 0 && X_RS2 (insn) == 0) in sparcnbsd_step_trap() 271 || (X_I (insn) == 1 && X_RS1 (insn) == 0 && (insn & 0x7f) == 0)) in sparcnbsd_step_trap()
|
/dports/devel/avr-gdb/gdb-7.3.1/gdb/ |
H A D | sparc-tdep.c | 83 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 626 && X_RD (insn) == 1 && X_RS1 (insn) == 14 && X_RS2 (insn) == 1)) in sparc_skip_stack_check() 638 && X_RS1 (insn) == 1 && X_RD (insn) == 0) in sparc_skip_stack_check() 654 && X_RS1 (insn) == 1 && X_RD (insn) == 0) in sparc_skip_stack_check() 662 && X_RS1 (insn) == 1 && X_RD (insn) == 1)) in sparc_skip_stack_check() 669 && X_RD (insn) == 0 && X_RS1 (insn) == 1)) in sparc_skip_stack_check() 675 && X_RS1 (insn) == 1 && X_RD (insn) == 0)) in sparc_skip_stack_check() 720 && X_RS1 (insn) == 1 && X_RD (insn) == 1)) in sparc_skip_stack_check() 733 && X_RD (insn) == 0 && X_RS1 (insn) == 1)) in sparc_skip_stack_check() 740 && X_RS1 (insn) == 4 && X_RD (insn) == 0)) in sparc_skip_stack_check() [all …]
|
H A D | sparcnbsd-tdep.c | 41 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 270 if ((X_I (insn) == 0 && X_RS1 (insn) == 0 && X_RS2 (insn) == 0) in sparcnbsd_step_trap() 271 || (X_I (insn) == 1 && X_RS1 (insn) == 0 && (insn & 0x7f) == 0)) in sparcnbsd_step_trap()
|
/dports/devel/gdb/gdb-11.1/gdb/ |
H A D | sparc-tdep.c | 82 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 852 && X_RS1 (insn) == 1 && X_RD (insn) == 0) in sparc_skip_stack_check() 868 && X_RS1 (insn) == 1 && X_RD (insn) == 0) in sparc_skip_stack_check() 876 && X_RS1 (insn) == 1 && X_RD (insn) == 1)) in sparc_skip_stack_check() 883 && X_RD (insn) == 0 && X_RS1 (insn) == 1)) in sparc_skip_stack_check() 889 && X_RS1 (insn) == 1 && X_RD (insn) == 0)) in sparc_skip_stack_check() 946 && X_RD (insn) == 0 && X_RS1 (insn) == 1 in sparc_skip_stack_check() 1025 && X_RS1 (insn) == SPARC_SP_REGNUM) in sparc_analyze_prologue() 1076 && X_RS1 (insn) == SPARC_SP_REGNUM in sparc_analyze_prologue() 1092 && X_RS1 (insn) == SPARC_SP_REGNUM in sparc_analyze_prologue() [all …]
|
H A D | sparc-netbsd-tdep.c | 38 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 269 if ((X_I (insn) == 0 && X_RS1 (insn) == 0 && X_RS2 (insn) == 0) in sparcnbsd_step_trap() 270 || (X_I (insn) == 1 && X_RS1 (insn) == 0 && (insn & 0x7f) == 0)) in sparcnbsd_step_trap()
|
/dports/emulators/qemu/qemu-6.2.0/disas/ |
H A D | sparc.c | 2332 #define X_RS1(i) (((i) >> 14) & 0x1f) 2755 if (X_RS1 (insn) != X_RD (insn) 2819 reg (X_RS1 (insn)); 2835 freg (X_RS1 (insn)); 2839 fregx (X_RS1 (insn)); 2862 creg (X_RS1 (insn)); 2996 if (X_RS1 (insn) == 31) 2998 else if ((unsigned) X_RS1 (insn) < 17) 3014 if ((unsigned) X_RS1 (insn) < 32) 3030 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) [all …]
|
/dports/emulators/qemu42/qemu-4.2.1/disas/ |
H A D | sparc.c | 2332 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 2755 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 2819 reg (X_RS1 (insn)); in print_insn_sparc() 2835 freg (X_RS1 (insn)); in print_insn_sparc() 2839 fregx (X_RS1 (insn)); in print_insn_sparc() 2862 creg (X_RS1 (insn)); in print_insn_sparc() 2996 if (X_RS1 (insn) == 31) in print_insn_sparc() 2998 else if ((unsigned) X_RS1 (insn) < 17) in print_insn_sparc() 3014 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() 3030 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) in print_insn_sparc() [all …]
|
/dports/emulators/x49gp/x49gp/x49gp-code/qemu/qemu-git/ |
H A D | sparc-dis.c | 2348 #define X_RS1(i) (((i) >> 14) & 0x1f) macro 2772 if (X_RS1 (insn) != X_RD (insn) in print_insn_sparc() 2836 reg (X_RS1 (insn)); in print_insn_sparc() 2852 freg (X_RS1 (insn)); in print_insn_sparc() 2856 fregx (X_RS1 (insn)); in print_insn_sparc() 2879 creg (X_RS1 (insn)); in print_insn_sparc() 3013 if (X_RS1 (insn) == 31) in print_insn_sparc() 3015 else if ((unsigned) X_RS1 (insn) < 17) in print_insn_sparc() 3031 if ((unsigned) X_RS1 (insn) < 32) in print_insn_sparc() 3047 if (X_RS1 (insn) < 16 || X_RS1 (insn) > 25) in print_insn_sparc() [all …]
|