Home
last modified time | relevance | path

Searched refs:ZigLLVM_shave (Results 1 – 6 of 6) sorted by relevance

/dports/lang/zig/zig-0.9.0/src/stage1/
H A Dtarget.cpp64 ZigLLVM_shave, // SHAVE: Movidius vector VLIW processors
527 case ZigLLVM_shave: in target_arch_pointer_bit_width()
595 case ZigLLVM_shave: in target_arch_largest_atomic_bits()
844 case ZigLLVM_shave: in arch_stack_pointer_register_name()
904 case ZigLLVM_shave: in target_is_arm()
/dports/lang/zig-devel/zig-0.9.0/src/stage1/
H A Dtarget.cpp64 ZigLLVM_shave, // SHAVE: Movidius vector VLIW processors
527 case ZigLLVM_shave: in target_arch_pointer_bit_width()
595 case ZigLLVM_shave: in target_arch_largest_atomic_bits()
844 case ZigLLVM_shave: in arch_stack_pointer_register_name()
904 case ZigLLVM_shave: in target_is_arm()
/dports/lang/zig-devel/zig-0.9.0/src/
H A Dzig_llvm.h350 ZigLLVM_shave, // SHAVE: Movidius vector VLIW processors enumerator
H A Dzig_llvm.cpp1370 static_assert((Triple::ArchType)ZigLLVM_shave == Triple::shave, "");
/dports/lang/zig/zig-0.9.0/src/
H A Dzig_llvm.h350 ZigLLVM_shave, // SHAVE: Movidius vector VLIW processors enumerator
H A Dzig_llvm.cpp1370 static_assert((Triple::ArchType)ZigLLVM_shave == Triple::shave, "");