/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-chip/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/board/friendlyarm/nanopi2/ |
H A D | hwrev.c | 29 #define __IO_PCB3 25 macro 39 { __IO_PCB3, 1 }, in bd_hwrev_config_gpio() 60 pcb_rev |= nx_gpio_get_input_value(__IO_GRP, __IO_PCB3) << 2; in bd_hwrev_init()
|