Home
last modified time | relevance | path

Searched refs:ansel (Results 1 – 25 of 196) sorted by relevance

12345678

/dports/misc/gedkeeper/GEDKeeper-2.19.1/projects/GKTests/GDModel/Providers/GEDCOM/
H A DAnselEncodingTests.cs33 var ansel = new AnselEncoding(); in Test_Common()
34 Assert.IsNotNull(ansel); in Test_Common()
49 var ansel = new AnselEncoding(); in Test_GetMaxCharCount()
58 var ansel = new AnselEncoding(); in Test_GetMaxByteCount()
67 var ansel = new AnselEncoding(); in Test_GetByteCount()
82 var ansel = new AnselEncoding(); in Test_GetBytes()
99 var ansel = new AnselEncoding(); in Test_GetCharCount()
110 var ansel = new AnselEncoding(); in Test_GetChars()
147 Assert.IsNotNull(ansel); in Test_Complex()
165 res = ansel.GetString(data); in Test_Complex()
[all …]
/dports/www/horde-ansel/ansel-3.0.10/themes/default/
H A Dscreen.css62 #ansel-contentwrapper {
66 #ansel-content {
71 #ansel-widgetcontent {
141 .ansel-embedlink {
242 .ansel-tile {
270 .ansel-tile img {
278 #ansel-exif-table {
312 .ansel-browse {
315 .ansel-mygalleries {
318 .ansel-allgalleries {
[all …]
/dports/www/geneweb/geneweb-13c850a0cc3973daf7ae3e0772a1621f84052041/ged2gwb/
H A D.depend1 ged2gwb2.cmo: ../src/adef.cmi ../src/ansel.cmo ../src/argl.cmo \
5 ged2gwb2.cmx: ../src/adef.cmx ../src/ansel.cmx ../src/argl.cmx \
9 ged2gwb.cmo: ../src/adef.cmi ../src/ansel.cmo ../src/argl.cmo \
14 ged2gwb.cmx: ../src/adef.cmx ../src/ansel.cmx ../src/argl.cmx \
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/gpio/
H A Dpic32_gpio.c20 struct pic32_reg_atomic ansel; member
67 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
81 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
93 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/gpio/
H A Dpic32_gpio.c20 struct pic32_reg_atomic ansel; member
67 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
81 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
93 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/gpio/
H A Dpic32_gpio.c22 struct pic32_reg_atomic ansel; member
69 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
83 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
95 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/gpio/
H A Dpic32_gpio.c20 struct pic32_reg_atomic ansel; member
67 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
81 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
93 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/gpio/
H A Dpic32_gpio.c20 struct pic32_reg_atomic ansel; member
67 if (readl(&priv->regs->ansel.raw) & BIT(offset)) in pic32_gpio_direction()
81 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
93 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()

12345678