Home
last modified time | relevance | path

Searched refs:clock_cfg (Results 1 – 25 of 161) sorted by relevance

1234567

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/ethernet/cavium/common/
H A Dcavium_ptp.c226 u64 clock_cfg; in cavium_ptp_probe() local
275 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
276 clock_cfg |= PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_probe()
277 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
292 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
293 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_probe()
294 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
314 u64 clock_cfg; in cavium_ptp_remove() local
321 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_remove()
322 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_remove()
[all …]
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/ethernet/cavium/common/
H A Dcavium_ptp.c226 u64 clock_cfg; in cavium_ptp_probe() local
275 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
276 clock_cfg |= PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_probe()
277 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
292 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
293 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_probe()
294 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
314 u64 clock_cfg; in cavium_ptp_remove() local
321 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_remove()
322 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_remove()
[all …]
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/ethernet/cavium/common/
H A Dcavium_ptp.c226 u64 clock_cfg; in cavium_ptp_probe() local
275 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
276 clock_cfg |= PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_probe()
277 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
292 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
293 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_probe()
294 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe()
314 u64 clock_cfg; in cavium_ptp_remove() local
321 clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_remove()
322 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in cavium_ptp_remove()
[all …]
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/ethernet/marvell/octeontx2/af/
H A Dptp.c160 u64 clock_cfg; in ptp_probe() local
184 clock_cfg = readq(ptp->reg_base + PTP_CLOCK_CFG); in ptp_probe()
185 clock_cfg |= PTP_CLOCK_CFG_PTP_EN; in ptp_probe()
186 writeq(clock_cfg, ptp->reg_base + PTP_CLOCK_CFG); in ptp_probe()
213 u64 clock_cfg; in ptp_remove() local
219 clock_cfg = readq(ptp->reg_base + PTP_CLOCK_CFG); in ptp_remove()
220 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in ptp_remove()
221 writeq(clock_cfg, ptp->reg_base + PTP_CLOCK_CFG); in ptp_remove()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/ethernet/marvell/octeontx2/af/
H A Dptp.c160 u64 clock_cfg; in ptp_probe() local
184 clock_cfg = readq(ptp->reg_base + PTP_CLOCK_CFG); in ptp_probe()
185 clock_cfg |= PTP_CLOCK_CFG_PTP_EN; in ptp_probe()
186 writeq(clock_cfg, ptp->reg_base + PTP_CLOCK_CFG); in ptp_probe()
213 u64 clock_cfg; in ptp_remove() local
219 clock_cfg = readq(ptp->reg_base + PTP_CLOCK_CFG); in ptp_remove()
220 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in ptp_remove()
221 writeq(clock_cfg, ptp->reg_base + PTP_CLOCK_CFG); in ptp_remove()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/ethernet/marvell/octeontx2/af/
H A Dptp.c160 u64 clock_cfg; in ptp_probe() local
184 clock_cfg = readq(ptp->reg_base + PTP_CLOCK_CFG); in ptp_probe()
185 clock_cfg |= PTP_CLOCK_CFG_PTP_EN; in ptp_probe()
186 writeq(clock_cfg, ptp->reg_base + PTP_CLOCK_CFG); in ptp_probe()
213 u64 clock_cfg; in ptp_remove() local
219 clock_cfg = readq(ptp->reg_base + PTP_CLOCK_CFG); in ptp_remove()
220 clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; in ptp_remove()
221 writeq(clock_cfg, ptp->reg_base + PTP_CLOCK_CFG); in ptp_remove()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c380 struct dc_clock_config *clock_cfg) in dcn2_get_clock() argument
384 clock_cfg->max_clock_khz = context->bw_ctx.bw.dcn.clk.max_supported_dispclk_khz; in dcn2_get_clock()
385 clock_cfg->min_clock_khz = DCN_MINIMUM_DISPCLK_Khz; in dcn2_get_clock()
386 clock_cfg->current_clock_khz = clk_mgr->clks.dispclk_khz; in dcn2_get_clock()
387 clock_cfg->bw_requirequired_clock_khz = context->bw_ctx.bw.dcn.clk.bw_dispclk_khz; in dcn2_get_clock()
390 clock_cfg->max_clock_khz = context->bw_ctx.bw.dcn.clk.max_supported_dppclk_khz; in dcn2_get_clock()
391 clock_cfg->min_clock_khz = DCN_MINIMUM_DPPCLK_Khz; in dcn2_get_clock()
392 clock_cfg->current_clock_khz = clk_mgr->clks.dppclk_khz; in dcn2_get_clock()
393 clock_cfg->bw_requirequired_clock_khz = context->bw_ctx.bw.dcn.clk.bw_dppclk_khz; in dcn2_get_clock()
H A Ddcn20_clk_mgr.h51 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c380 struct dc_clock_config *clock_cfg) in dcn2_get_clock() argument
384 clock_cfg->max_clock_khz = context->bw_ctx.bw.dcn.clk.max_supported_dispclk_khz; in dcn2_get_clock()
385 clock_cfg->min_clock_khz = DCN_MINIMUM_DISPCLK_Khz; in dcn2_get_clock()
386 clock_cfg->current_clock_khz = clk_mgr->clks.dispclk_khz; in dcn2_get_clock()
387 clock_cfg->bw_requirequired_clock_khz = context->bw_ctx.bw.dcn.clk.bw_dispclk_khz; in dcn2_get_clock()
390 clock_cfg->max_clock_khz = context->bw_ctx.bw.dcn.clk.max_supported_dppclk_khz; in dcn2_get_clock()
391 clock_cfg->min_clock_khz = DCN_MINIMUM_DPPCLK_Khz; in dcn2_get_clock()
392 clock_cfg->current_clock_khz = clk_mgr->clks.dppclk_khz; in dcn2_get_clock()
393 clock_cfg->bw_requirequired_clock_khz = context->bw_ctx.bw.dcn.clk.bw_dppclk_khz; in dcn2_get_clock()
H A Ddcn20_clk_mgr.h51 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c380 struct dc_clock_config *clock_cfg) in dcn2_get_clock() argument
384 clock_cfg->max_clock_khz = context->bw_ctx.bw.dcn.clk.max_supported_dispclk_khz; in dcn2_get_clock()
385 clock_cfg->min_clock_khz = DCN_MINIMUM_DISPCLK_Khz; in dcn2_get_clock()
386 clock_cfg->current_clock_khz = clk_mgr->clks.dispclk_khz; in dcn2_get_clock()
387 clock_cfg->bw_requirequired_clock_khz = context->bw_ctx.bw.dcn.clk.bw_dispclk_khz; in dcn2_get_clock()
390 clock_cfg->max_clock_khz = context->bw_ctx.bw.dcn.clk.max_supported_dppclk_khz; in dcn2_get_clock()
391 clock_cfg->min_clock_khz = DCN_MINIMUM_DPPCLK_Khz; in dcn2_get_clock()
392 clock_cfg->current_clock_khz = clk_mgr->clks.dppclk_khz; in dcn2_get_clock()
393 clock_cfg->bw_requirequired_clock_khz = context->bw_ctx.bw.dcn.clk.bw_dppclk_khz; in dcn2_get_clock()
H A Ddcn20_clk_mgr.h51 struct dc_clock_config *clock_cfg);
/dports/net/cloud-init/cloud-init-21.4/cloudinit/distros/
H A Drhel.py126 clock_cfg = {
129 rhel_util.update_sysconfig_file(self.clock_conf_fn, clock_cfg)
H A Dopensuse.py108 clock_cfg = {
111 rhutil.update_sysconfig_file(self.clock_conf_fn, clock_cfg)
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/spi/
H A Dspi-fsi.c410 u64 clock_cfg = 0ULL; in fsi_spi_transfer_init() local
442 rc = fsi_spi_read_reg(ctx, SPI_FSI_CLOCK_CFG, &clock_cfg); in fsi_spi_transfer_init()
446 if ((clock_cfg & (SPI_FSI_CLOCK_CFG_MM_ENABLE | in fsi_spi_transfer_init()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/spi/
H A Dspi-fsi.c410 u64 clock_cfg = 0ULL; in fsi_spi_transfer_init() local
442 rc = fsi_spi_read_reg(ctx, SPI_FSI_CLOCK_CFG, &clock_cfg); in fsi_spi_transfer_init()
446 if ((clock_cfg & (SPI_FSI_CLOCK_CFG_MM_ENABLE | in fsi_spi_transfer_init()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/spi/
H A Dspi-fsi.c410 u64 clock_cfg = 0ULL; in fsi_spi_transfer_init() local
442 rc = fsi_spi_read_reg(ctx, SPI_FSI_CLOCK_CFG, &clock_cfg); in fsi_spi_transfer_init()
446 if ((clock_cfg & (SPI_FSI_CLOCK_CFG_MM_ENABLE | in fsi_spi_transfer_init()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dclk_mgr.h245 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dclk_mgr.h245 struct dc_clock_config *clock_cfg);
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dclk_mgr.h245 struct dc_clock_config *clock_cfg);
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer.h191 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer.h191 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer.h191 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/inc/
H A Dhw_sequencer.h193 struct dc_clock_config *clock_cfg);
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/display/dc/inc/
H A Dhw_sequencer.h193 struct dc_clock_config *clock_cfg);

1234567