/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14610 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned Opc, in convertMergedOpToPredOp() function 14717 return convertMergedOpToPredOp(N, AArch64ISD::MUL_PRED, DAG); in performIntrinsicCombine() 14743 return convertMergedOpToPredOp(N, ISD::ADD, DAG, true); in performIntrinsicCombine() 14745 return convertMergedOpToPredOp(N, ISD::SUB, DAG, true); in performIntrinsicCombine() 14749 return convertMergedOpToPredOp(N, ISD::AND, DAG, true); in performIntrinsicCombine() 14753 return convertMergedOpToPredOp(N, ISD::XOR, DAG, true); in performIntrinsicCombine() 14755 return convertMergedOpToPredOp(N, ISD::OR, DAG, true); in performIntrinsicCombine() 14757 return convertMergedOpToPredOp(N, ISD::SADDSAT, DAG, true); in performIntrinsicCombine() 14759 return convertMergedOpToPredOp(N, ISD::SSUBSAT, DAG, true); in performIntrinsicCombine() 14761 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true); in performIntrinsicCombine() [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14311 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned Opc, in convertMergedOpToPredOp() function 14418 return convertMergedOpToPredOp(N, AArch64ISD::MUL_PRED, DAG); in performIntrinsicCombine() 14444 return convertMergedOpToPredOp(N, ISD::ADD, DAG, true); in performIntrinsicCombine() 14446 return convertMergedOpToPredOp(N, ISD::SUB, DAG, true); in performIntrinsicCombine() 14448 return convertMergedOpToPredOp(N, ISD::AND, DAG, true); in performIntrinsicCombine() 14452 return convertMergedOpToPredOp(N, ISD::XOR, DAG, true); in performIntrinsicCombine() 14454 return convertMergedOpToPredOp(N, ISD::OR, DAG, true); in performIntrinsicCombine() 14456 return convertMergedOpToPredOp(N, ISD::SADDSAT, DAG, true); in performIntrinsicCombine() 14458 return convertMergedOpToPredOp(N, ISD::SSUBSAT, DAG, true); in performIntrinsicCombine() 14460 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true); in performIntrinsicCombine() [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14311 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned Opc, in convertMergedOpToPredOp() function 14418 return convertMergedOpToPredOp(N, AArch64ISD::MUL_PRED, DAG); in performIntrinsicCombine() 14444 return convertMergedOpToPredOp(N, ISD::ADD, DAG, true); in performIntrinsicCombine() 14446 return convertMergedOpToPredOp(N, ISD::SUB, DAG, true); in performIntrinsicCombine() 14448 return convertMergedOpToPredOp(N, ISD::AND, DAG, true); in performIntrinsicCombine() 14452 return convertMergedOpToPredOp(N, ISD::XOR, DAG, true); in performIntrinsicCombine() 14454 return convertMergedOpToPredOp(N, ISD::OR, DAG, true); in performIntrinsicCombine() 14456 return convertMergedOpToPredOp(N, ISD::SADDSAT, DAG, true); in performIntrinsicCombine() 14458 return convertMergedOpToPredOp(N, ISD::SSUBSAT, DAG, true); in performIntrinsicCombine() 14460 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true); in performIntrinsicCombine() [all …]
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14311 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned Opc, in convertMergedOpToPredOp() function 14418 return convertMergedOpToPredOp(N, AArch64ISD::MUL_PRED, DAG); in performIntrinsicCombine() 14444 return convertMergedOpToPredOp(N, ISD::ADD, DAG, true); in performIntrinsicCombine() 14446 return convertMergedOpToPredOp(N, ISD::SUB, DAG, true); in performIntrinsicCombine() 14448 return convertMergedOpToPredOp(N, ISD::AND, DAG, true); in performIntrinsicCombine() 14452 return convertMergedOpToPredOp(N, ISD::XOR, DAG, true); in performIntrinsicCombine() 14454 return convertMergedOpToPredOp(N, ISD::OR, DAG, true); in performIntrinsicCombine() 14456 return convertMergedOpToPredOp(N, ISD::SADDSAT, DAG, true); in performIntrinsicCombine() 14458 return convertMergedOpToPredOp(N, ISD::SSUBSAT, DAG, true); in performIntrinsicCombine() 14460 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true); in performIntrinsicCombine() [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14311 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned Opc, in convertMergedOpToPredOp() function 14418 return convertMergedOpToPredOp(N, AArch64ISD::MUL_PRED, DAG); in performIntrinsicCombine() 14444 return convertMergedOpToPredOp(N, ISD::ADD, DAG, true); in performIntrinsicCombine() 14446 return convertMergedOpToPredOp(N, ISD::SUB, DAG, true); in performIntrinsicCombine() 14448 return convertMergedOpToPredOp(N, ISD::AND, DAG, true); in performIntrinsicCombine() 14452 return convertMergedOpToPredOp(N, ISD::XOR, DAG, true); in performIntrinsicCombine() 14454 return convertMergedOpToPredOp(N, ISD::OR, DAG, true); in performIntrinsicCombine() 14456 return convertMergedOpToPredOp(N, ISD::SADDSAT, DAG, true); in performIntrinsicCombine() 14458 return convertMergedOpToPredOp(N, ISD::SSUBSAT, DAG, true); in performIntrinsicCombine() 14460 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true); in performIntrinsicCombine() [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14311 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned Opc, in convertMergedOpToPredOp() function 14418 return convertMergedOpToPredOp(N, AArch64ISD::MUL_PRED, DAG); in performIntrinsicCombine() 14444 return convertMergedOpToPredOp(N, ISD::ADD, DAG, true); in performIntrinsicCombine() 14446 return convertMergedOpToPredOp(N, ISD::SUB, DAG, true); in performIntrinsicCombine() 14448 return convertMergedOpToPredOp(N, ISD::AND, DAG, true); in performIntrinsicCombine() 14452 return convertMergedOpToPredOp(N, ISD::XOR, DAG, true); in performIntrinsicCombine() 14454 return convertMergedOpToPredOp(N, ISD::OR, DAG, true); in performIntrinsicCombine() 14456 return convertMergedOpToPredOp(N, ISD::SADDSAT, DAG, true); in performIntrinsicCombine() 14458 return convertMergedOpToPredOp(N, ISD::SSUBSAT, DAG, true); in performIntrinsicCombine() 14460 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true); in performIntrinsicCombine() [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 12968 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned PredOpc, in convertMergedOpToPredOp() function 13070 return convertMergedOpToPredOp(N, AArch64ISD::SMIN_PRED, DAG); in performIntrinsicCombine() 13072 return convertMergedOpToPredOp(N, AArch64ISD::UMIN_PRED, DAG); in performIntrinsicCombine() 13074 return convertMergedOpToPredOp(N, AArch64ISD::SMAX_PRED, DAG); in performIntrinsicCombine() 13076 return convertMergedOpToPredOp(N, AArch64ISD::UMAX_PRED, DAG); in performIntrinsicCombine() 13078 return convertMergedOpToPredOp(N, AArch64ISD::SHL_PRED, DAG); in performIntrinsicCombine() 13080 return convertMergedOpToPredOp(N, AArch64ISD::SRL_PRED, DAG); in performIntrinsicCombine() 13082 return convertMergedOpToPredOp(N, AArch64ISD::SRA_PRED, DAG); in performIntrinsicCombine()
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 13540 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned PredOpc, in convertMergedOpToPredOp() function 13642 return convertMergedOpToPredOp(N, AArch64ISD::SMIN_PRED, DAG); in performIntrinsicCombine() 13644 return convertMergedOpToPredOp(N, AArch64ISD::UMIN_PRED, DAG); in performIntrinsicCombine() 13646 return convertMergedOpToPredOp(N, AArch64ISD::SMAX_PRED, DAG); in performIntrinsicCombine() 13648 return convertMergedOpToPredOp(N, AArch64ISD::UMAX_PRED, DAG); in performIntrinsicCombine() 13650 return convertMergedOpToPredOp(N, AArch64ISD::SHL_PRED, DAG); in performIntrinsicCombine() 13652 return convertMergedOpToPredOp(N, AArch64ISD::SRL_PRED, DAG); in performIntrinsicCombine() 13654 return convertMergedOpToPredOp(N, AArch64ISD::SRA_PRED, DAG); in performIntrinsicCombine()
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 13540 static SDValue convertMergedOpToPredOp(SDNode *N, unsigned PredOpc, in convertMergedOpToPredOp() function 13642 return convertMergedOpToPredOp(N, AArch64ISD::SMIN_PRED, DAG); in performIntrinsicCombine() 13644 return convertMergedOpToPredOp(N, AArch64ISD::UMIN_PRED, DAG); in performIntrinsicCombine() 13646 return convertMergedOpToPredOp(N, AArch64ISD::SMAX_PRED, DAG); in performIntrinsicCombine() 13648 return convertMergedOpToPredOp(N, AArch64ISD::UMAX_PRED, DAG); in performIntrinsicCombine() 13650 return convertMergedOpToPredOp(N, AArch64ISD::SHL_PRED, DAG); in performIntrinsicCombine() 13652 return convertMergedOpToPredOp(N, AArch64ISD::SRL_PRED, DAG); in performIntrinsicCombine() 13654 return convertMergedOpToPredOp(N, AArch64ISD::SRA_PRED, DAG); in performIntrinsicCombine()
|