/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/gallium/drivers/zink/ |
H A D | zink_program.c | 85 create_pipeline_layout(VkDevice dev, VkDescriptorSetLayout dsl) in create_pipeline_layout() function 144 prog->layout = create_pipeline_layout(screen->dev, prog->dsl); in zink_create_gfx_program()
|
/dports/graphics/rx/rx-0.4.0/cargo-crates/wgpu-0.4.0/examples/hello-compute/ |
H A D | main.rs | 69 let pipeline_layout = device.create_pipeline_layout(&wgpu::PipelineLayoutDescriptor { in main()
|
/dports/graphics/rx/rx-0.4.0/cargo-crates/wgpu-0.4.0/tests/ |
H A D | multithreaded_compute.rs | 74 let pipeline_layout = device.create_pipeline_layout(&wgpu::PipelineLayoutDescriptor { in multithreaded_compute()
|
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 110 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 304 res = create_pipeline_layout(device, in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/rx/rx-0.4.0/cargo-crates/wgpu-0.4.0/examples/mipmap/ |
H A D | main.rs | 94 let pipeline_layout = device.create_pipeline_layout(&wgpu::PipelineLayoutDescriptor { in generate_mipmaps() 236 let pipeline_layout = device.create_pipeline_layout(&wgpu::PipelineLayoutDescriptor { in init()
|
/dports/graphics/rx/rx-0.4.0/cargo-crates/wgpu-0.4.0/examples/hello-triangle/ |
H A D | main.rs | 66 let pipeline_layout = device.create_pipeline_layout(&wgpu::PipelineLayoutDescriptor { in main()
|
/dports/graphics/vapoursynth-waifu2x-ncnn-vulkan/vapoursynth-waifu2x-ncnn-vulkan-r4/deps/ncnn/src/ |
H A D | gpu.h | 218 …int create_pipeline_layout(int push_constant_count, VkDescriptorSetLayout descriptorset_layout, Vk…
|
/dports/graphics/waifu2x-ncnn-vulkan/waifu2x-ncnn-vulkan-20210521/src/ncnn/src/ |
H A D | gpu.h | 218 …int create_pipeline_layout(int push_constant_count, VkDescriptorSetLayout descriptorset_layout, Vk…
|
/dports/benchmarks/vkpeak/vkpeak-20210430/ncnn/src/ |
H A D | gpu.h | 218 …int create_pipeline_layout(int push_constant_count, VkDescriptorSetLayout descriptorset_layout, Vk…
|
/dports/misc/ncnn/ncnn-20211208/src/ |
H A D | gpu.h | 218 …int create_pipeline_layout(int push_constant_count, VkDescriptorSetLayout descriptorset_layout, Vk…
|
/dports/graphics/realsr-ncnn-vulkan/realsr-ncnn-vulkan-20210210/src/ncnn/src/ |
H A D | gpu.h | 218 …int create_pipeline_layout(int push_constant_count, VkDescriptorSetLayout descriptorset_layout, Vk…
|
/dports/graphics/rx/rx-0.4.0/cargo-crates/wgpu-0.4.0/examples/msaa-line/ |
H A D | main.rs | 113 let pipeline_layout = device.create_pipeline_layout(&wgpu::PipelineLayoutDescriptor { in init()
|
/dports/lang/clover/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
H A D | radv_meta_fast_clear.c | 224 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 500 res = create_pipeline_layout(device, &device->meta_state.fast_clear_flush.p_layout); in radv_device_init_meta_fast_clear_flush_state_internal()
|
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
H A D | radv_meta_fast_clear.c | 224 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 500 res = create_pipeline_layout(device, &device->meta_state.fast_clear_flush.p_layout); in radv_device_init_meta_fast_clear_flush_state_internal()
|
/dports/graphics/libosmesa/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
H A D | radv_meta_fast_clear.c | 224 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 500 res = create_pipeline_layout(device, &device->meta_state.fast_clear_flush.p_layout); in radv_device_init_meta_fast_clear_flush_state_internal()
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/mesa-dri/mesa-21.3.6/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 222 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 405 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/amd/vulkan/ |
H A D | radv_meta_decompress.c | 220 create_pipeline_layout(struct radv_device *device, VkPipelineLayout *layout) in create_pipeline_layout() function 403 res = create_pipeline_layout(device, &state->depth_decomp[i].p_layout); in radv_device_init_meta_depth_decomp_state()
|